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Summary 
Nowadays, the demand for more communication channels and higher data rate in 
digital transmission systems has established a need for lower timing jitter or phase 
noise. Timing jitter is the unwelcome companion of all communication systems that 
use voltage transitions to represent timing information. In the frequency domain, 
phase noise or sideband noise of the local oscillator degrades the dynamic range of the 
radio receivers. This research investigates and introduces new techniques to reduce 
the unwelcome effects of the phase noise and timing jitter. 
In the frequency domain sideband noise reduction techniques, such as transposed gain 
amplifiers and the transposed gain oscillator are investigated and studied in detail. It 
was found that the convolving of the primary local oscillator and its re-generated 
offset frequency make the phase noise reduction possible. From studies, it is shown 
that the oscillating waveforms play an important role in the noise modulation 
sensitivity of the oscillator. A new structure of the transposed gain amplifier is also 
introduced. It has a low pass frequency response and the transposed gain oscillator 
based on this amplifier can have, in theory, the LO noise suppression performance 
down to system noise floor without path delay difficulties. 
The novel jitter reduction circuit based on time domain averaging techniques is 
introduced. The timing variation of the signal is converted into the zero crossing jitter 
and integrated by analog integrators. The novel technique employs the averaging on 
both leading and trailing edges. This new jitter reduction shows 6dB per octave 
attenuation of the signal's sideband frequency and does not depend on the type of 
analog integrator being used. The structure of the circuit is cascadable for higher 
sideband noise reduction. It is possible to implement this technique using integrated 
circuit technologies. 
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Chapter 1 
Introduction 
The recent exponential growth in wire and especially wireless communication has 
increased the demand for more available channels and higher data rate in 
communication systems. This demand has dictated higher phase noise performance of 
the local oscillator circuits. In the digital communication systems, lower jitter clock 
generators are required. The importance of low noise signal generation is easy to 
understand when one realises that it is phase noise that degrades the quality of data 
transmission, limits the precision of the GPS systems, degrades the picture quality of 
the television, reduces the operating range of radar. The importance of phase noise in 
signal generators has made it one of the most extensively studied subjects in 
electronics. Phase and frequency fluctuations have therefore been the subject of 
numerous studies [1.1-1.9]. During the last four decades, there are many analysis 
models and design methods concerning frequency instability of the oscillator or its 
phase noise. 
1.1 Frequency Instability 
Any practical oscillator has fluctuations in its amplitude and frequency. Frequency 
instabilities and amplitude fluctuations of an electrical oscillator are mainly due to 
noise and interference sources. Thermal, shot and flicker noise in electronics devices 
are sources of the first group. Power supply noise, substrate noise (integrated circuits) 
and electromagnetic interference are examples of the second group. The frequency 
instabilities can be characterised in different ways. Jitter and phase noise are the most 
commonly used parameters for quantifying frequency instabilities. 
1.1.1 Instability in the Frequency Domain 
An ideal oscillator should give output as Vo,,, (t) = Vocos[coot + 0o], where the 
amplitude V, the frequency o),, and phase reference 0, are all constants. The one side 
spectrum of an ideal oscillator with no random fluctuations consists of an impulse at 
(t), as shown in Figure 1.1. But, the Output of a practical oscillator is more generally 
given by: - 
Jý (t) = Vc, [I + A(t)]f [o)(, t + 0(t)] olif 
where O(t) and A(t) are functions of tirne, V, is the maximum output voltage and f is a 
periodic function which represents the shape of the steady-state output waveform of 
the oscillator. 
The output signal has a power spectrum with harmonics of ct), if the waveformf is not 
sinusoidal. The fluctuations represented by 0(t) and A(t) give rise to sidebands close 
to the frequency of oscillation, o), and its harmonics. These sidebands are generally 
called phase noise sidebands. 
Ideal 
Co 
Actual 
Figure 1.1 Spectrum of an ideal and practical oscillator. 
0) 
Ct) 
The adverse effect of phase noise can be seen in the front-end of a superheterodyne - 
receiver. Figure 1.2 shows a typical front-end block diagram, consisting of a low 
noise amplifier (LNA), a mixer and a local oscillator (LO). Suppose the receiver tunes 
to a weak signal in the present of a strong signal in an adjacent channel. If the LO has 
large phase noise, as shown in Figure 1.3, some down conversion of the interfering 
signal into the same IF (intermediate frequency) as that of the desired signal will 
occur as shown in Figure 1.3. The resulting interference greatly degrades the dynamic 
2 
Ct) 
02 Ct) 03 CO 
range of the receiver. Therefore, improving the phase noise of the oscillator clearly 
improves the signal-to-noise ratio of the desired signal. 
LO 
Figure 1.2 Typical front-end block diagram. 
RF Desired 
Strong Adjacent Signal 
Channel / 
Ct)RF 03 
LO 
I 
--"/k -101- CO CO LO IF AL Interference Signal 
Desired 
Signal 
'IV, 
0) 
IF 0) 
Figure 1.3 Effect of phase noise in presence of adjacent strong signal. 
1.1.2 Instability in the Time Domain 
From the time domain viewpoint, the spacing between clock signal transitions is 
ideally constant. In reality, however, the transition spacing will be variable due to 
fluctuation in O(t). This uncertainty is known as timing jitter, which is shown in 
Figure 1.4(b). In synchronous digital circuits such as a microprocessor or data 
transmission systems, there are clock signals that control the operation of different 
3 
logic blocks. The importance of timing jitter can be seen from a simple flip-flop 
circuit in Figure 1,4(a), If the clock signal has zero timing jitter as shown with the 
solid line in Figure 1.4(b), the data needs to be stable only for + hold. However, if 
the clock line shows a peak-to-peak zero crossing deviation Of Tnlax, then the data 
needs to be stable for a period of t,,,, p + thold + 2-r,,,,. This decrease in the timing 
margins will reduce the maximum operating speed of a microprocessor circuit. 
D Flip-Flop 
(a) 
tsetu 
1) 
t 
hold 
Cloc 
(b) 
Dat 
Figure 1.4 Flip-flop in a digital circuit (a) and the effect of timing jitter in a digital 
system 
Another example of the destructive effect of clock jitter can be seen in a data 
acquisition system. Figure 1.5 shows a sample-and-hold circuit, in which the accuracy 
of the sampling process is affected by jitter in the clock signal. The uncertainty in 
sampling time is translated directly to uncertainty in the sampled value of output 
signal. 
in practical situations, both amplitude A(t) and phase O(t) disturbances are physical 
noise. The primary characteristic of noise is its randomness, this is due to the physical 
4 
mechanisms which generate it. Three leading types of noise are to be found in all 
electronics systems. They are; 1) thermal noise: random motion of the carriers in the 
conductor 2) shot noise: random flow of the carriers through a potential barrier 3) 
flicker noise: its origin is not well characterised, however it seems to come from the 
macroscopic defects of the material. To characterise these noise sources, one must 
refer to the theory of random variables and stochastic processes. The mathematical 
tools will be simplified by making assumptions according to the statistical properties 
of the disturbances. 
L 
Clock 
Timing Jitter Sampling 
Error 
Input 
C 
Hold 
Figure 1.5 Sampling error due to timing jitter. 
1.2 Novel Work 
The main objective of this work is to reduce the effect of 0(t), the phase noise 
disturbance, in both time and frequency domains. In this research, two noise reduction 
methods are undertaken. The techniques are transposed gain oscillators and the jitter 
reduction circuits. The transposed gain oscillator offers a unique method of noise 
reduction of it primary LO (local oscillator). Low noise microwave oscillators can be 
implemented using a low frequency amplifier based on silicon devices. 
It is the convolution process in the transposed gain oscillator that made possible the 
LO sideband noise reduction mechanism. The LO phase noise suppression 
mechanism has been quantitatively characterised in this research. The research also 
shows that the usage of the upper sideband signal of the transposed gain oscillator as 
an output signal with the LO noise suppressed is feasible. This feature enhances the 
5 
-*-0. t 
Timing Jitter 
utility of the oscillator since it can give an output signal at a frequency higher than the 
pumped LO signal. 
The DC (direct current) response transposed gain amplifier and oscillator are 
introduced. The LO amplifier has a low pass characteristic even though the main 
amplifier is a band pass response amplifier. In theory, the transposed gain oscillator 
using a new transposed gain amplifier can give suppression of the LO sideband noise 
down to the system noise floor without suffering from a delay mismatch difficulty. 
A novel jitter reduction circuit is introduced and its jitter suppression performance is 
characterised in this research. This technique uses a simple time domain averaging 
method. The jitter reduction circuit behaves like an integrator to the sideband off set 
frequency. Although the suppression response depends on the number of average 
times n, a new jitter reduction circuit is cascadable. The integrator using the stop band 
characteristic of band pass network is presented. An integrator based on an active 
inductor network is investigated and used successfully in the simulated jitter reduction 
circuit. 
1.3 Structure of this Thesis 
Chapter 2 describes the review of phase noise analysis models. In this chapter, both 
linear time invariant and linear time variant models are considered. The design of 
amplifiers based on an optimum waveform. of the linear time invariant model is 
employed in this research. The present noise reduction techniques are also reviewed. 
In Chapter 3, the amplifier design methodology based on the optimum oscillator 
waveform is presented. The conventional and the novel low pass response transposed 
gain amplifiers are presented in Chapter 3. Chapter 4 presents an analysis of the LO 
noise reduction mechanism in transposed gain oscillators. An expression for carrier to 
noise ratio is derived. A novel jitter reduction technique is presented in Chapter 5. The 
jitter reduction performance is characterised by its sideband noise suppression 
capability. Chapter 6 concludes the work and the contribution of this thesis. The areas 
of future work are also identified. 
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Chapter 2 
Phase Noise Analysis Models and Phase Noise Reduction 
Techniques 
The qualitative behaviour of phase noise is well known. An oscillator's output 
spectrum consists of a peak at the carrier angular frequency coo, surrounded by the 
symmetrical noise sideband. It does not matter how the oscillator circuits are 
implemented, the noise skirt shows the following characteristics. Firstly, the output 
noise spectral density of the oscillators is inversely proportional to the square of the 
frequency offset from the carrier signal, except very close to the carrier frequency. At 
this region, the influence of the up-converted flicker noise dominants, This same noise 
appears in the time domain as jitter around the oscillation's zero crossing points. This 
jitter can only be explained as noise in the phase of the oscillation, rather than noise 
that is superimposed on the signal waveform. Thus, oscillator noise is usually 
mentioned as phase noise. The postulation of phase noise implies that the sideband 
spectrum above and below the carrier are equal in amplitude and opposite in phase 
[2.1]. 
2.1 Phase Noise Characterisation 
There are many phase noise analysis models that have been developed for different 
types of oscillator, but each of these models makes a restrictive assumption that 
makes it applicable only to a limited class of oscillators. A signal's short-term 
instabilities are usually characterised in terms of the single sideband noise spectral 
density. It has units of decibel below the carrier per hertz (dBc/Hz) and is defined as 
[2.2]: - 
f-tota( ýA0)1 = io log 
Psideband (co0 +A ü), 1 Hz) 
1 
Pcarrier 
1 
7 
where PSideband (o)o + Act), I Hz) represents the single sideband power at a frequency 
offset, Aco, from the carrier in a measurement bandwidth of lHz as shown in Figure 
2.1, and Pcarrier is the total power under the power spectrum curve. The definition in 
(2.1) includes the effect of both amplitude and phase fluctuations, A(t) and 0 (t). 
L{Aw} 
Figure 2.1 Typical plot of phase noise of an oscillator versus offset from carrier. 
However, equation (2.1) shows the sum of both amplitude and phase variations. It 
does not show them separately. In most practical oscillators L is dominated 
by its phase variation LphasefACOI, which will be simply denoted as LfAcoj. The effect 
of amplitude noise can be reduced by amplitude limiting while the phase noise cannot 
be reduced in the same way. 
2.2 Phase Noise in the Resonator Based Oscillators 
A typical resonator-based oscillator is shown in Figure 2.2 in which the oscillation 
frequency is determined by 112,7j_-C .A transconductance amplifier G,, with 
positive feedback provides a negative resistance to cancel the loss in the LC tank 
circuit and R, is a total loss resistance in the circuit including load. 
The classic semi-empirical model proposed by Cutler and Leeson [2.3-2.41, which is 
based on the LTI (Linear Time Invariance) assumption, for tuned tank oscillators, 
predicts the following behaviour for LfAcoj: - 
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Figure 2.2 Resonator-based oscillator. 
2 
0 IC)g 2FU 1+ 
ffl 
0 
1ps 
2Q, Ao) 
l+ 
Awý 
1 
(2.2) 
where F is an empirical parameter called excess noise number, k is Boltzmann's 
constant, T is the absolute temperature, P, is the average power dissipation in the 
resistive part of the tank circuit (R, ), coo is the oscillation frequency, QL is the effective 
quality factor of the tank with all the loadings in place ( also known as loaded Q), AO) 
is the offset frequency from the carrier and O)llfl is the frequency of comer between 
the Ilf' and ]If' regions. In order to design low phase noise oscillators, from 
equation (2.2), there are two variables that have to maximised ( P,, QL) and two 
variables that have to minimised (F, T). The cross over frequency between phase and 
additive noise and indeed its very existence have been confirmed by experiments 
[2.1 ]. There are more phase noise analysis techniques, which are based on a linearised 
oscillator model [2.5 - 2.9]. All LTI approaches give a familiar form of results. 
Until now, the Leeson method has continued to be the principal analysis model for 
oscillator designs ranging from conventional LC resonator to advanced sapphire disk 
dielectric resonator. There are optimised oscillator design techniques based on the 
linearised oscillator model [2-10-2.12]. The definition of P, in equation (2.2) may give 
somewhat different results, however the generallsed formula and the optimum QL has 
been introduced by Everard in [2.12]. 
The linearised phase noise models have some limitations. It is generally difficult to 
calculate F, the noise factor, a priori. There are some reasons behind these 
difficulties. Firstlý, much of the noise in a practical oscillator arises from periodically 
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varying processes and then some noise sources in the oscillator circuit are 
cyclostationary instead of the assumed static sources. This is the usual case when the 
active device is driven at large signal and then the operating point is shifted. It has 
been reported that phase modulation noise is not a monotonic function of the input 
signal level of amplifiers [2.13]. 
2.3 Time-Variant Phase Noise Model 
The theory that treats the generation of phase noise in oscillators as a linear, time 
varying process was introduced by Hajimiri and Lee in 1998. Successful design based 
on this technique has been reported [2.14]. A key result of the more general theory is 
the introduction of the impulse sensitivity function (ISF), a periodic function that 
describes the sensitivity of oscillator phase and amplitude perturbations (or jitter) due 
to fluctuations produced by noise in the oscillator circuit. The noise sources in an 
oscillator circuit generally affect both the amplitude and phase of the carrier signal. A 
pair of equivalent systems, one for the amplitude response and one for the phase 
response due to a perturbation noise source, can be defined [2.15]. Each system can 
be considered as a single-input, single-output system as shown in Figure 2.3. The 
input of each system is a perturbation current or voltage and the outputs are the excess 
amplitude, A(t), and excess phase, 0(t), as defined by equation (1.1). Both systems in 
Figure 2.3 are time-variant. 
i (f) 
A(t) 
i(t) 
--am. AL 
-0- 
IN 
I- 
7t 
i(t) 
0 (t) 
0M 
h0(t 
7 
Figure 2.3 Equivalent systems for (a) amplitude and (b) phase response due to noise 
perturbation. 
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The example of time variant phase noise analysis model of an ideal LC parallel 
oscillator is shown in Figure 2.4. The oscillator has a maximum voltage of Vmax and 
the oscillation is sustained by the negative conductance -Gm. If an impulse (noise) is 
injected at the voltage maximum, the voltage across the resonator changes. There is 
no effect on the current through the inductor. So, the tank voltage changes 
instantaneously, as shown in Figure 2.5 (a). If the impulse is applied at the maximum 
voltage across the capacitor, there will be no phase shift and only an amplitude 
change will result. Conversely, if this impulse is injected at the zero crossing, it has 
maximum effect on the excess phase, O(t), and minimum effect on the amplitude, as 
shown in Figure 2.5 (b). 
i(t) 
i (t) 
-Gm 
Figure 2.4 Impulse injected parallel LC oscillator. 
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Figure 2.5 (a) Impulse response of a parallel LC oscillator, impulse is injected at 
maximum voltage and (b) at the zero crossing of oscillating voltage. 
Vt 
In practical oscillators, there is some form of amplitude restoring mechanism. Then, 
this results in an important difference between amplitude and phase responses of 
practical oscillators. After it passes through some transient behaviour, the excess 
amplitude finally converges to zero. But, fluctuations in the excess phase are not put 
out by any restoring or limiting mechanism and hence live on. From this concept, 
Hajimiri and Lee define impulse sensitivity function (ISF), the sensitivity of the 
oscillator to a disturbance impulsive input, as: - 
Ao = IF(cooz-) 
AV 
= F((OO-C) vmax 
Aq 
(2.3) 
max 
where V,,,, is the voltage swing across the capacitor and q,,,, = C,, d, V,,,, is the 
maximum charge swing on the interested node. 
The function Iýx) or ISF is a periodic, dimensionless, frequency- and amplitude- 
independent function. The ISF depends on particular the oscillator. Figure 2.6 shows 
the block diagram of time-variant phase noise generation process. The variables co, cl 
to c, are real value Fourier coefficients of the oscillator's ISF. 
Co 
q 
I 
Figure 2.6 Block diagram of time-variant phase noise generation process. 
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In the steady state operation, the oscillators operate in the strong nonlinear mode. The 
small signal class A operating point of the amplifiers is changed to class C operation 
or higher. Nonlinearity in the steady state oscillation forces the oscillator to perform 
mixing and modulating functions at the same time. The mixing process downconverts 
the thermal noise at frequencies close to the oscillator's harmonics to a low frequency 
baseband signal as shown in Figure 2,7. Baseband noise spectral density SO(O)) is 
given by the sum of phase noise contributions from device noise in the vicinity of the 
integer multiple of o)o , weighted by the coefficients c, Low frequency noise, such as 
flicker noise, is weighted by the coefficient co and gives rise to the I/ f' region of the 
phase noise spectrum. White noise components are weighted by other c, coefficients 
and produce a ]If' phase noise region. The total sideband noise power is the sum of 
the individual terms, as depicted by the dark line in Figure 2.7. These sidebands 
become close-in phase noise in the oscillator output spectrum Sjco) through the phase 
modulation process 
Aco Ao) 
-4ý -t- --aý -0- 
--ý White Noise 
IýII 
(1) 
Aü) 
-O> -4- 
COO 
Phase 
sv (0» Modulation 
Ao) 
COO 
0) 
coo 3wo Co 
Figure 2.7 Conversion of noise to phase fluctuation and phase noise sideband. 
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For the Hajimiri and Lee linear time variant model, the total single-sideband phase 
noise spectral density due to one noise source at an offset frequency AO) is given by 
the sum of the powers of the accentuated components in Figure 2.7. The single- 
sideband spectral density in the 11f2 region of the phase noise spectrum, L fA(ol, is 
defined by [2.15]: - 
2 
n2 
Af n 
L ýAwl 
= 10 log -. 2 
n=O 
2 4qmaxA0) (2.4) 
*2 
/A 
where 1nf is an input white noise power spectral density. From equation (1.17), 
I, is the peak amplitude, so that, 1, 
' /2 
-= 1 .2 
/Af 
for Af =I Hz. n 
In terms of impulse sensitivity function, ISF, the single-side band phase noise spectral 
density in dB below the carrier per unit bandwidth due to the source on one node at an 
offset frequency Aco is expressed by: - 
ýAcoý = io iog 
'M 
S 
q2 2 (2.5) max 2A co 
where F,,,, is the rms value of impulse sensitivity function, ITx). 
The expression for phase noise in the I If' portion of phase noise spectrum is given 
by: - 
2 
Awý = io iog C, 
in 
/Af 
O'lf 
22 Ao) (2.6) qmax 2Ao) 
The phase noise I/f' corner, o), If, , 
is the frequency where the sideband power due to 
the white noise defined by (2.5) is equal to the sideband power that has come up from 
the i/f noise given by (2.6). The relation between 1/f noise corner frequency and 
i/fI corner frequency can be shown by: - 
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C2 
2 
ll)l/ fc (2.7) ]If 2r, 2 I 
C, 
rms 
From equation (2.7), we can see that the iIf, phase noise comer due to the internal 
noise source is not equal to the i/f device noise corner, but is smaller by a factor of 
2 
I-mis , where co 
is the DC value of the ISF. This is the most important aspect of 
the time-variant phase noise analysis model. 
2.4 Present Techniques for Sideband Noise Reduction 
Feedback and feedforward are two general noise reduction techniques that have been 
used with amplifiers and oscillators. Both techniques are employed in the transistor 
level and the circuit level. Certain techniques have been used on the transistor level 
amplifier to achieve very low residual noise but have not been used in oscillators. 
2.4.1 Transistor Level Active Feedback Noise Reduction 
The device noise can be sensed and reduced with negative feedback [2.16-2.17] 
Figure 2.8 shows a bipolar junction transistor in the common emitter configuration. 
Current fluctuations in the transistor contribute to phase and amplitude noise. An 
undecoupling emitter resistor gives a local feedback noise reduction. Further noise 
reduction is achieved by sensing the emitter current and feeding back a signal to the 
base terminal. 
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Figure 2.8 Noise reduction technique using active transistor feedback. 
2.4.2 Feedforward Noise Reduction 
Figure 2.9 shows a feedforward amplifier. Feedforward operation is as follows [2.17]: 
Noise and IMD (intermodulation distortion) generated by the main amplifier is 
sampled and compared to the input signal at a subtracting junction 772. This produces a 
signal at the input to an auxiliary amplifier. At the 772 junction only the carrier is 
removed, however the input signal of the auxiliary amplifier contains noise and IMD 
generated in the main amplifier. This signal is amplified by the auxiliary amplifier to 
a level comparable with the main amplifier's output signal. With the appropriate 
phase and amplitude match at the output directional coupler, the main amplifier's 
noise and IMD product can be removed by vector subtraction. The noise reduction 
bandwidth of the feedforward amplifier is inherently wide, and often set by delay 
matching [2-17]. The noise floor of the feedforward amplifier approaches the thermal 
noise limit set by the auxiliary amplifier noise figure and the input signal loss due to 
directional coupler 771. 
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Directional coupler 
Input 
Figure 2.9 Feedforward amplifier block diagram. 
2.4.3 Transposed Gain Amplifier 
Output 
Figure 2.10 shows the block diagram of a transposed gain amplifier [2.17]. Using a 
local oscillator the input microwave signal is downconverted to the IF signal, where a 
low phase noise silicon BJT amplifier can be employed to perform the amplification 
function. The IF signal is then upconverted to the input frequency by the same local 
oscillator. The local oscillator phase noise can introduce phase modulation to an 
output signal due to IF and LO signal paths group delay mismatch. This problem is 
solved by introducing a delay line with the same group delay characteristic of the 
amplifier in between the local oscillator and the mixer 2 [3.2]. 
IF amplifier 
Figure 2.10 Transposed-gain amplifier. 
Delay 
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2.4.4 RF Detection and LF Cancellation Technique 
Galani [2.25], Driscoll and Weiner [2-18] developed a technique which detected the 
noise at the input and the output of a GaAs amplifier and applied LF (low frequency) 
cancellation via a voltage controlled variable phase shifter [2.12], [2.17]. This 
technique is depicted in Figure 2.11. The flicker noise levels exhibited in the loop 
phase comparator constitutes the primary limitation in noise reduction capability. 
Voltage 
controlled phase 
shifter Power divider 2 Outnut 
j 
or 
Figure 2.11 Wide bandwidth GaAs amplifier phase noise reduction feedback 
technique. 
2.4.5 High-Q Cavity: External Discriminator 
Figure 2.12 shows an oscillator noise reduction technique using the external 
discriminator [2.17]. The frequency discriminator is formed by comparing the signals 
transmitted and reflected from a resonant cavity. The phase-frequency relationship of 
the cavity converts frequency fluctuations from the VCO (voltage controlled 
oscillator) into phase fluctuations and the phase comparator converts these into 
voltage. This voltage is then amplified and locks the VCO frequency to the cavity 
resonance. 
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Figure 2.12 External frequency discriminator noise reduction technique. 
2.4.6 High-Q Cavity: Internal Discriminator 
Figure 2.13 shows one of the internal discriminator techniques [2.17], [2,25-2.26]. 
The frequency discriminator formed by the cavity resonator and phase bridge converts 
frequency fluctuations to voltage fluctuations. This noise voltage is injected into the 
oscillator loop via a voltage controlled phase shifter. The phase noise of the oscillator 
is reduced from the free running condition to the limits set by loop gain and 
discriminator noise floor. 
Sustaining amplifier 
Voltage-controlled 
phase shifter 
Directional coupler 
OIIIPUI 
Resonant cavity Circulator Directional coupler 
Phase comparator 
r(y) 
Am pi ifier / fil ter 
Figure 2.13 Internal frequency discriminator noise reduction technique. 
2.4.7 Interferometric Carrier Suppression 
The noise floor of the two previous techniques is determined by the noise of the phase 
comparator, which is most often a double-balanced mixer. In order to overcome the 
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noise floor imposed by mixer-based phase comparator, the introducing of a preceding 
amplifier is desirable. Figure 2.14 shows the interferometric carrier suppression 
[2.17], [2.19], [2.20]. 
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=Phase I amplitude 
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comparator 
Figure 2.14 Oscillator with reduced phase noise based on a Carrier Suppression 
Interferometer. 
2.4.8 Feedforward Amplifier as a Sustaining Amplifier 
The feedforward amplifier was used as a sustaining amplifier by Broomfield and 
Everard [2.12], [2.2 1 ]. It was shown that the feedforward amplifier technique could be 
used to reduce the upconverted flicker noise in an amplifier similar to the way it 
reduces IMD and thermal noise. Figure 2.15 shows the low noise oscillator driven by 
the feedforward amplifier. 
Limiter 
Feedforward amplifier 
Directional coupler 
Oii! mf 
Figure 2.15 Block diagram of the feedforward oscillator. 
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2.4.9 Anti Jitter Circuit 
The AJC or anti jitter circuit was patented by M. J. Underhill and has been described 
in various EFTF papers [2.22-2.24], UFFC journal papers [2.27] and recently in FCS 
papers [2,28]. The Anti-Jitter Circuit (AJC) is a direct carrier phase noise and jitter 
reduction technique. Figure 2.16 shows the block diagram and principle of operation 
waveform. of the anti jitter circuit. 
Input 
Jitter 
'constani 
Output 
Figure 2.16 Block diagram of the anti jitter circuit and its noise reduction principle 
[2.23]. 
The AJC noise reduction technique operates in the time domain. The circuit operates 
as follows; the sinusoidal input signal is first converted into a square wave in order to 
drive the input monostable circuit. Then the integrator converts the pulse train, with 
its DC component removed, into a sawtooth waveform. This sawtooth waveform has 
a constant ramp and its amplitude is modulated by the FM (PM) noise of the input 
signal. The comparator reference voltage is equal to the average value of the sawtooth 
waveform, the output pulse train of the comparator is re-timed by the output 
monostable to reduce the residual leading (or trailing) edge jitter. There are five 
processes in an AJC :- 1) Formation of pulse train of constant area input pulses from a 
pulse forming network. 2) DC removal by feedback, feedforward, AC coupling, or by 
a combination of these. 3) Integration of the input pulse train to give a sawtooth 
waveform. 4) Comparator Switching at approximately the mean level of the sawtooth 
voltage. 5) Formation of new output pulses of chosen length triggered from a fixed 
level on the integrator sawtooth low jitter slope. 
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2.5 Conclusions 
In this chapter, the phase noise characterisation and the analysis models are 
presented. The analysis models comprise the classical linear time invariant and the 
linear time variant model. From the linear time variant model, it has been shown that 
the oscillating waveform. plays an important role in the noise modulation mechanism. 
In addition to optimisation of the loaded Q and minimising the amplifier noise figure, 
using the optimum waveform to minimise ISF is supposed to achieve the low noise 
operation of the oscillators. 
The present noise reduction techniques are reviewed in section 2.4. The purpose of 
this research is to investigate and employ new methods to implement low noise RF 
signal generating circuits. In this research, the transposed gain and the anti jitter 
circuit techniques have been adopted. These techniques can be implemented using the 
conventional electronics circuitry without using special components and are possible 
to implement as an integrated circuit. 
The implementation of the transposed gain oscillator building blocks is based on 
minimum impulse sensitivity function, which is previously mentioned. How the 
oscillator waveform affects the noise modulation sensitivity is investigated by time 
domain simulations. The LO sideband noise suppression mechanism is analysed and 
evaluated in Chapter 4. In Chapter 5, a novel jitter reduction circuit based on AJC 
operation is introduced and evaluated. 
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Chapter 3 
The Transposed Gain Amplifier 
The amplification of the input high frequency RF or microwave signals by low 
frequency amplifiers is made possible by the transposed gain method. This technique 
was used in 1971 by Seidel to produce a low noise auxiliary amplifier in a two-stage 
feedforward system [3.1]. Using a local oscillator the input microwave signal is 
down-converted to the IF signal, where a high performance low frequency amplifier 
can be used to perform the desire amplification. The signal is then up-converted to the 
input frequency by the same LO signal. Figure 3.1 shows the block diagram of the 
transposed gain amplification technique [3.1 ]. 
Input 
Figure 3.1 Transposed gain amplifier. 
)Utput 
Recently, the transposed gain amplifier has been used as an oscillation 
sustaining amplifier in microwave oscillators [3.2-3.4]. The noise floor and flicker 
noise corner of the mixers sets the phase noise limit of the amplifier. These can be 
made low as silicon devices can be used. 
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3.1 Transposed Gain Amplifier Performance 
The characteristics of the transposed gain amplifier or TGA are nonlinear in nature 
since it gives two output signals, one of these has a different frequency from the input 
signal. This unwanted sideband can be suppressed to a certain degree by an external 
band pass filter. The filter's bandwidth is determined by the IF amplifier bandwidth. 
The performances of the transposed gain amplifier depend on two key components, an 
RF amplifier and two mixers. In the following sections, the desired characteristics of 
these elements are described. 
1.1 RF Amplifiers Waveform 
The mixer operation and technology should be the limiting factor of the transposed 
gain amplifier. Thus, the RF (IF) amplifiers have to be designed for the optimum 
performance. Since the signal waveforms play an important role in the transformation 
of ff and the other sources of low-frequency noise into an oscillator's phase noise 
spectrum [3.5-3.6], designing schemes based on minimum noise modulation 
sensitivity are supposed to give good performances. There are certain waveforms that 
have zero average value of ISF [3.7], one of the waveforms of this class is the half- 
wave symmetric co-sinusoids signal which contains only odd harmonics [3.8]. In this 
case, the slopes of the rising and falling edges are opposite and equal. This waveform. 
can be described as: - 
00 
(t) =1 a cos(ncot + 0) 
where a, is an arbitrary amplitude and 0, is the phase shift. 
The signal waveforms that are described by equation (3.1) have an additional 
advantage, there is no DC term in its Fourier components. There are high 
performance balanced mixers using active baluns, which have frequency response 
down to low frequency [3.9-3.10], therefore the DC component due to amplifier's 
distortion seriously affects the mixer operation. The LO to RF/IF isolations are 
deteriorated. In case of low Q transposed gain oscillator, the output signal is impaired. 
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There are amplifiers, for example push-pull and differential amplifiers, which produce 
an output signal according to (3.1) [3.11 ]. A typical transfer characteristic of these 
amplifiers shown in Figure 3.2 and its voltage transfer characteristic can be expressed 
as: - 
A(v 
I +v ofi, 
) 
os tanh v+ 
ioRo 
Is 
(3.2) 
where A is a small signal gain, Vs is the magnitude of maximum voltage of controlled 
voltage source, V, the input offset voltage, i, is the output current and R, is the 
output resistance of an amplifier. 
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Figure 3.2 (a) Amplifier model and (b) its transfer characteristic. 
Figure 3.2 (b) shows a typical plot of output open circuit voltage versus input voltage 
(A =- 10, V, = 12, Vff = 0). The over driven output voltage is limited to V, and it 
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in contains only odd harmonics as shown by equation (3.1). The offset or unbalance i 
the transfer characteristic give rise to a DC component In the frequency dornam. In 
consequence, the DC component is multiplied with the local oscillator signal and 
produces more LO signal leakage. If the amplifier with a transfer characteristic shown 
in Figure 3.2 has a small offset of O. IV, then the output signal in the frequency 
domain due to input signal of 150 MHz at 0 dBrn input power is shown in Figure 3.3. 
As can be seen, a considerable arnount of DC component is produced. 
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Figure 3.3 Distorted signal in the frequency domain. 
3.1.2 RF Amplifier Design 
The RF amplifiers must give enough power gain without introducing excessive noise 
modulation. The noise modulation characteristic changes drastically from small signal 
operation to large signal operation when the amplifier is driven into a saturation level. 
The noise modulation behaviour is changed from additive to multiplicative, which 
introduces excess phase noise in the output signal [3.5]. At saturated power level, the 
amplifiers behave differently frorn their small signal conditions. Also, the feedback 
parasitic capacitor, Ccb in case of bipolar transistors or Cdg for FETs, induce a strong 
AM to PM noise modulation at high-level signal. However, there are ways to 
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minimize this effect. Some previous works show that some circuit topologies have 
minimum noise modulation [3.6], [3.12], [3.13]. Based on these studies, common base 
and cascode configuration, which is shown in Figure 3.4, is the circuit of choice. 
According to the conditions for minimum noise modulation sensitivity [3.6-3.7] and 
equation (3.1), a push-pull structure is chosen. Figure 3.5 shows the block diagram of 
the RF amplifier used for the transposed gain amplifier's performance investigation. 
I, 
Figure 3.4 Cascode amplifier. 
? Ut 
The push-pull amplifier in Figure 3.5 comprises two feedback cascode amplifiers and 
two baluns. The input balun, trifilar wound 1: 1 transformer, provides the anti phase 
signals for push-pull operation [3.14-3.15]. The output transformer converts the two 
anti phase signals, which are amplified by the feedback cascode amplifiers, into a 
single ended output and also performs impedance matching. The combination of 
feedback cascode amplifier and push-pull operation gives extremely low even order 
distortion provided that both amplifiers have identical performance. Thus, the desired 
output signal according to equation (3.1) can be achieved. 
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Figure 3.5 Push-pull cascode amplifier. 
3.1.3 Push-Pull Feedback Cascode Amplifiers 
The basic cascode amplifier is shown in Figure 3.4. It has the properties of a unilateral 
device [3.16]. Since there is virtually no reverse transmission because the parasitic 
feedback element, C, b (Q2), is shunted to ground, then Q1 and Q2 determine the input 
and output impedance of the circuit respectively. The circuit has wideband frequency 
response due to the common base characteristic of Q2. At low frequency, if the base 
resistance rb is neglected, the input resistance is simply r, of Q1, which is defined as 
[3.17]: - 
)60 U (3.3) 
qk 
where )6o is a DC current gain ,k=1.38 x 10-23 J/K 
is Boltzmann's constant, 
q=1.6 x 10-19 C is the electronic charge and k is the QI collector current. 
The output resistance of the basic cascode circuit is given by: - 
Ro = 80ro2 (3.4) 
where ro2 is a output resistance of Q2. The cascode circuit thus displays a very high 
output resistance. The intrinsic voltage gain of the cascode circuit is defined by: - 
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Feedback cascode amplifier 
Av = GmRL (3.5) 
where G,, = g,,, = qI, / kT is the trans conductance of QI and RL is the load resistance. 
The input resistance of the common base circuit, Q2, is I Igm, so the voltage gain 
of Q1 is unity. The common base circuit has current gain less than unity. Then, the 
current amplification of the cascode circuit comes from Q1 when Q2 provides voltage 
gain. The small-signal low frequency two-port equivalent circuit at low frequency 
without the energy storage element of the cascode circuit is shown in Figure 3.6 
[3.17-3.18]. 
I 
Figure 3.6 Two-port small-signal equivalent for the bipolar cascode circuit. 
Equations (3.4)-(3.5) show that in order to utilize the cascode circuit as an RF 
amplifier in Figure 3.5, the modification of its input and output resistance is needed. 
Since there are three variables to modify, then at least two feedback loops are 
required. 
Figure 3.7 shows the simultaneous use of shunt and series feedback, compound 
feedback, which gives rise to wideband resistive input-output impedances. 
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Figure 3.7 The small-signal equivalent circuit for the compound feedback amplifier. 
The series feedback effects make the effective common emitter input impedance 
higher than RS. Also, RO in equation (3.4) is very large compared to RL. If r, is 
neglected the output resistance of common base circuit, the input resistance, output 
resistance and the voltage gain of the feedback cascode amplifier can be approximated 
as follows: - 
vi GmR, (RL +R2 )+RL +R2 R, =-- (3.6) il Gm(RL +R, )+l 
V2 GmR, (R2 +Rs)+R2 +Rs 
Ro -12- Gm(Rs +R, )+l 
(3.7) 
AV - 
V2 -(R2 -RI)GmRL +RL (3.8) 
vi GmR, (RL +R2 )+RL +R2 
The amplifier is implemented by discrete components and the feedback resisters 
are chosen after the Gm is defined. The Philips wideband transistors BFG541A and 
F14 dual aperture MMG Neosid [3.191 ferrite core wideband transformers are used in 
the amplifier implementation. The transistors are biased with 60 mA collector currentý 
which provides optimum fT under the safe operating area. This bias current gives the 
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Gni of 2.32 siemens. The design objective is maximum gain at the input and output 
resistance of 25 and 100 ohm respectively. Equations (3.6)-(3.8) are plotted as a 
function of the feedback resistors, thus the initial value of R1 and R2 can be selected. If 
the 3.3 and 680 ohm resistors are chosen for R, and R2. the feedback cascode 
amplifier gives a voltage gain of 23.24, and input and output resistance of 28.06 and 
91.56 ohm respectively. 
lOn 680 
vi 
10 
Figure 3.8 Feedback cascode amplifier. 
The practical feedback cascode amplifier circuit is shown in Figure 3.8. Using 
discrete and high fT transistors, the stability problem is a common situation. The 
amplifier stability factor, K, is less than unity at high frequency due to the internal 
parasitic feedback of SOT223 package of Q2 [3.20]. 
The input impedance of the common base circuit has a negative real part at 
certain frequencies due to the inductive feedback from base bonding wires. The 
stability problem can be solved by the series resistive loading technique at base 
terminal [3.21-3.22]. This resistor has no effect on the amplifier pass-band response 
[3.231. 
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The push-pull cascode amplifier comprising two identical feedback cascode 
amplifiers and two baluns according to the block diagram in Figure 3.5 and Figure 3.8 
with the optimised feedback resistors is shown in Fig 3.9. The s-parameters of the 
input and output baluns are measured by a vector network analyser. The measured 2- 
port and 3-port s-parameters files are used for the circuit optimisation. The Harmonic 
balance simulation shows that the cascode push-pull amplifier has 39.8 dBm third 
order intercept point and aI dB gain compression of 23.7 dBm. The amplifier drains 
130 mA bias current from a 12 volt power supply. The measured transducer gain, 
input and output return loss is shown in Figure 3.10. Using a HP noise figure 
measurement system, push-pull cascode amplifier has a noise figure of 4 dB at 180 
MHz. Figure 3.11 shows a fabricated amplifier. 
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Figure 3.10 Transducer gain and input-output return loss of the push-pull cascode 
amplifier. 
Figure 3.11 Push-pull cascode amplifier fabrication using the discrete components. 
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3.1.4 Noise Modulation Sensitivity of the Transmission Type 
Oscillator Driven by a Push-Pull amplifier 
To investigate the noise modulation sensitivity of an oscillator driven by the feedback 
cascode amplifier, Hall's oscillator [3.24], which is shown in Figure 3.12, is used as 
an investigation model. The ISF of two oscillators, one is sustained by a single-end 
cascode and the other by a push-pull cascode amplifier, are compared. Both 
oscillators consist of an amplifier, a directional coupler, a resonator and a phase shift 
network. The resonator has a loaded Q of 20 and the directional coupler's coupling 
coefficient is chosen to make both amplifiers operate at the same output power level. 
The loaded Q, close loop phase shift and feedback power are optimised according to 
Everard [3.25-3.26]. The directional coupler is a cross-coupled transformer type 
[3,27] and the transformers are modelled by two controlled sources technique [3.28]. 
Feedback cascode 
amplifier 
no) +A o) 
L 
Figure 3.12 The oscillator model for the amplifier noise modulation investigation. 
Noise modulation sensitivity simulation is performed by injecting sinusoidal current 
into the input node of the oscillator in Figure 3.12. The injected current source is 
0.5mA with the frequency of nco+Aco, which is close to the nth harmonic of the 
oscillation frequency. For the single-ended cascade amplifier driven oscillator, the 
signal injection results in an equal pair of sidebands close to the carrier due to the 
injected signal at Aco and nct)+Act), which is shown in Figure 3.13. 
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Figure 3.13 Output sideband of the oscillator driven by single-ended cascode 
amplifier when the injecting signal frequency is 3a)o + Aco. 
The push-pull cascode amplifier driven oscillator shows very small sidebands when 
the injecting current frequency is close to even harmonics, while the single-ended 
cascode amplifier driven oscillator shows a considerable higher sideband power for 
all injecting signals at Act) and no)+Aco. 
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Figure 3.14 (a) Input node voltage and (b) ISF of a single-end driven oscillator. 
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Figure 3.15 (a) Input node voltage and (b) ISF of a push-pull driven oscillator. 
Figure 3.14 and Figure 3.15 show the input node voltage and the node impulse 
sensitivity function, ISF, of the two oscillators. The calculation of the ISF is based on 
the derivative method [3.6]. The ISF of the push-pull cascode driven oscillator has a 
symmetry waveform compared to an asymmetric ISF of the single ended driven 
oscillator, thus its noise conversion sensitivity at even harmonics of CO, is very low, 
which is confirmed by the Fourier components, c, of the two oscillators shown in 
Figure 3.16 and Figure 3.17 respectively. 
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Figure 3.16 Fourier coefficient of ISF of the single-ended driven oscillator. 
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Figure 3.17 Fourier coefficient of ISF of the push-pull driven oscillator. 
From the simulation results, the push-pull cascode driven oscillator shows smaller 
Fourier coefficients, thus lower noise conversion occurs. Since it has lower noise 
modulation sensitivity, lower phase noise can be anticipated from the push-pull driven 
oscillator compare to the single ended topology. This performance is also expected to 
retain in the transposed gain oscillator driven by the push-pull cascode amplifier. 
However, the ISF depends on the driven signal waveform, which means that the 
noise modulation sensitivity is a power dependent variable. Thus, the noise 
modulation sensitivity of the oscillators (or amplifiers) depends on its operating 
power. It has been reported that the noise modulation of the amplifiers varies with the 
driven signal [3.13]. In the case of the Hall oscillator, the feedback ratio determines 
the steady state waveform, which in turn defines the noise modulation sensitivity. 
3.2 Mixers 
Both mixers play a key role in the TGA: mixer I determines the noise floor and noise 
figure of the system and its 11f noise source is the dominant noise source of the 
overall amplifier [3.3-3.4]. The output power level of the TGA depends on mixer 2's 
characteristics. Even though only one sideband is needed, the output signal of mixer 2 
should not exceed the conversion compression power level. Mixer 2 performs the 
upconversion function of the TGA, and thus the isolation of LO and RF ports is of 
prime importance because it determines the power level of the LO signal at the output 
port. In the frequency domain, this leakage signal lies in the middle of lower and 
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upper output sideband. The leakage signal is closer to the desired signal than the 
unwanted sideband. 
Because of these necessities, a double-balanced diode mixer is the circuit of 
choice. In addition, noise modulation phenomena have less effect in balanced mixers 
compared to other mixer configurations as the balanced structures give minimum 
noise modulation sensitivity. A double-balanced diode mixer schematic is shown in 
Figure 3.18. It consists of four diodes and balun transformers TI and T2. 
RFv RF 
c-I 
TI 
v LO 
LO 
T2 
Figure 3.18 Double-balanced diode mixer with transformer baluns. 
The local oscillator voltage VLO is assumed to be large enough to turn the diodes 
completely on and off during every half-cycle and VLO is assumed much greater than 
VRF SO that VLO controls the diode states at all times. The diodes, then, act like switches 
and the output signal results from the multiplication Of VRF and a switching function. 
The output voltage is approximated by [3.15]: - 
«::::: VRFS(t) VIF (t) ' 
where 
(3.9) 
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S(t) =2y 
n=1,3,5 
sin ý77 
cos no)LOt' 
nir 
2 
( 3.10) 
The frequency domain signal of equation (3.10) contains only the frequencies nfLo 
fRF. NeitherfLo norfRF appears in the output. 
Typically, double-balanced diode mixers like that of Figure 3.18 need 7 dBm 
LO power and give aI dB conversion compression point of 0 dBm. If higher output 
power is needed, a higher level of mixer should be utilized. Figure 3.19 shows a class 
2 type 1 [3.29] mixer which has aI dB conversion compression of 13 dBm at 20 dBrn 
LO power. 
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Figure 3.19 High level double-balanced diode mixer. 
Figure 3.20 shows a SME 140OB-17 WJ Communications (former Watkins-Johnson) 
high level double-balanced diode mixer used in the transposed gain amplifier and 
oscillator experiments. The electrical characteristic of the diodes and baluns 
determine the mixer performance. The semiconductor device used almost exclusively 
nowadays in RF and microwave diode mixers is the silicon Schottky barrier diode or 
related structures [3.22], [3.30]. Below 3 GHz, balun transformers, which are 
typically wound on ferrite cores (beads, toroids or multi- ap er-ture s), can be designed to 
exhibit extremely broadband performance [3.31-3.32]. Mostly, the transformer 
performance is influenced by a variety of factors, such as core material, wire size and 
winding length, size and aspect ratio. 
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Figure 3.20 SME 140013- 17 double-balanced diode mixer assembled on FR-4 
substrate. 
Although there are high intercept point Gilbert's cell mixers operating up to 
microwave frequency [3.9-3.10], [3.33], their noise figure still cannot compete with 
the balanced diode mixers. 
3.3 Power Divider Networks 
Both resistive and Wilkinson power dividers can be used in the transposed gain 
amplifier as the LO output power divider. The resistive power dividers have higher 
loss and lower isolation, thus Wilkinson power dividers are preferred. The schematic 
of a broadband 2 sections Wilkinson power divider is shown in Figure 3.21 [3.34]. 
2 
Figure 3.21 Broadband Wilkinson power divider, 
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The power divider is optimised to operate over the 400-1200 MHz frequency range 
for the transposed gain amplifier experiments. Figure 3.22 shows the measurement 
results of the power divider using a 1.6 mm glass-epoxy substrate. The Wilkinson 
power divider fabricated on FR4 material is shown in Figure 3.23. 
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Figure 3.22 Measurement results of the wideband Wilkinson power divider. 
Figure 3.23 0.4-1.2 GHz Wilkinson power divider fabricated on FR4 substrate. 
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3.4 Transposed Gain Amplifier Experiments 
Figure 3.24 shows the set up block diagram for a 200 MHz bandwidth transposed gain 
amplifier experiment. The local oscillator signal of 800 MHz comes from a HP RF 
signal generator. A delay line made of RG-316 PTFE coaxial cable is inserted 
between the power divider and the second mixer in order to preserve the output signal 
from LO induced sideband noise. The important role of this delay line is mentioned in 
detail in the next chapter. The phase delay of the delay line is equal to the group delay 
of the push-pull cascode amplifier. From the measurement and the simulation results, 
the amplifier group delay is around 2.2 ns. Figure 3.25 shows the measurement results 
of the transposed gain amplifier. 
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Figure 3.24 Transposed gain amplifier experiment set up. 
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Figure 3.25 Transducer gain (a) and phase response of the transposed gain amplifier 
(b). 
As can be seen, there are two sideband responses around the notched LO carrier 
frequency. The magnitude of the power gain is approximately equal to the power gain 
of the push-pull cascode amplifier rninus two times the mixer losses. The input-output 
isolation of the TGA is exceptional high. The TGA gains its high isolation from the 
reverse transfer characteristic of the IF amplifier plus two times the RF-IF port 
isolation of the double-balanced mixer. 
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In the case of the near matched delay between the group delay of the amplifier and the 
delay line, the phase response changes linearly with the frequency. There is an 
interesting behaviour of the TGA's phase response. If the RF input frequency is fixed 
and the delay time of the delay line is varied, a strong relation of tile phase response 
and the tirne delay of the TGA is shown. A simulated phase response due to the tirne 
delay variation is depicted in Figure 3.26. Figure 3.25 (b) shows zero-phase one time 
in both sidebands. Using a simple parallel resonator as a feedback network, the 
transposed gain oscillator or TGO can be made at these frequencies. If there is no 
delay mismatch and phase shift problem due to coupling network, Figure 3.26 shows 
many zero-phase crossings during the time delay variation. Thus, the TGO can be 
made at these positions. The TGA can provide closely space zero-phase frequency for 
a multirnode resonator by changing the delay time. 
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Figure 3.26 Phase response of the transposed gain amplifier as a function of delay 
line time delay. 
3.5 The Low Pass Response: Novel TGA Techniques 
Figure 3.27 shows a typical ideal response of the TGA. There are two sidebands 
response around the notched LO carrier frequency. These sideband characteristics 
depend on the magnitude response of the IF amplifier and the mixer losses (or gain). 
The notched frequency on the pass band response is equal to the LO frequency. 
Except the notched frequency, the total magnitude response has a double-side band 
pass characteristic. This magnitude response occurs because the high-side cut off 
frequency of the IF amplifier is far lower than the LO frequency. The IF amplifier has 
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ier, in this case it may be no power gain at the LO frequency. However, if the amplif 
called an RF amplifier, has power gain at the LO frequency the magnitude response is 
different. The total magnitude response of the new TGA depends on mixers 
characteristic as well. In theory, the magnitude response of the amplifier becomes low 
pass down to the DC signal. This response can be employed as an analog signal 
processing core circuit to suppress the LO sideband noise. 
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Figure 3.27 Ideal magnitude (a) and phase (b) response of a conventional band pass 
TGA. 
3.5.1 Low Pass Response TGA Operation 
To investigate the low pass response TGA or LP-TGA, the behavioural models are 
employed. Figure 3.27 shows the behavioural model of the RF amplifier. The 
amplifier has the transfer characteristic as shown in Figure 3.2 (b). The amplifier 
model is band limited by a4 
th order Butterworth 10 MHz high pass filter and a 2000 
MHz low pass filter. The block diagram of the low pass response TGA is shown in 
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Figure 3.28. There are two amplifiers, which have the same characteristic, and two 
mixers. The attenuator is included in order to prevent amplifier 2 from being driven 
into the saturation region. For the performance investigation, the following parameters 
are used, the input signal frequency is varied from DC to 1600 MHz and the pumped 
LO frequency is 800 MHz. At DC, mixer I generates an IF output signal of 800 MHz. 
At above DC signal, mixer I produces two sidebands. 
Input 
10 MHz Amplifier 
Output 
2000 MH 
Figure 3.28 RF amplifier model for the low pass response TGA performance 
investigation. 
j 
Figure 3.29 Building block of the low pass response TGA. 
Using large signal s-parameter simulations, the magnitude and phase response of the 
low pass response TGA is shown in Figure 3.30 (a) and (b). Both the magnitude and 
phase responses exhibit discontinuity at the LO frequency. The notch width on the 
magnitude response curve depends on the difference between the low frequency cut 
off of the RF amplifier and the DC frequency. 
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As can be seen, the ideal LP-TGA has a linear phase response over a wide range of 
the input frequency. If the amplitude loss due to the mixer's operation is neglected, 
the magnitude response of the low pass TGA differs from the frequency response of 
the amplifier in Figure 3.27. The low frequency response of the new TGA is extended 
to DC frequency. However, the pass band response of the LP-TGA is modified from 
the original RF amplifier response. 
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Figure 3.30 Magnitude (a) and phase (b) response of the low pass response TGA. 
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Figure 3.31 Mixing process in the low pass response TGA. 
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Figure 3.32 Simulated output signal in the frequency domain of the LP- TGA. 
The modification of the pass band response happens at mixer 2. If the input frequency 
is fixed, this behaviour can be examined. Assume that the input frequency is equal to 
650 MHz, the first mixer produces two sidebands at 150 and 1450 MHz. When these 
signal are upconverted by the same 800 MHz LO signal, mixer 2 gives four output 
products but two are at same frequency and same phase. These two products are an 
amplified version of the 650 MHz input signal. Figure 3.31 shows the mixing 
operation of the LP-TGA. Figure 3.32 shows the simulated output signal in the 
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frequency domain of the LP-TGA. What can be gained from the complicated 
operation of the LP-TGA? At first glance, one might say just another output sideband 
frequency compare to band pass response TGA. The main advantage of the LP-TGA 
is based on the fact that, in the ideal case, there is no delay mismatch between the IF 
and LO signal paths. Thus, the LP-TGA has no LO noise induced effects. Since LP- 
TGA has no delay mismatch, the better LO noise suppression could be expected in the 
transposed gain oscillator operation. 
3.5 Conclusions 
In this chapter, the transposed gain operation of the transposed gain amplifier 
has been investigated. The important role of the IF and LO signal path delays in the 
TGA is addressed. Phase response of the TGA is a strong function of the LO path 
delay. 
The design scheme of the push-pull cascode amplifiers with simple design 
equations is presented. The push-pull operation of the amplifier gives less noise 
modulation due to its small ISF. The smaller noise modulation of the amplifier is 
proven by PSPICE transient simulation. The simulation results show that push-pull 
driven oscillator has less noise modulation sensitivity because the Fourier components 
of the output waveform contain no DC and even harmonic coefficients. Thus, there is 
no downconverted noise around these harmonics. As a result, a lower noise sideband 
can be expected. 
A LP-TGA has been introduced. In this new scheme, two RF amplifiers which 
has the same group delay time at both IF and LO frequencies are employed in both IF 
and LO signal paths. The frequency response of the new amplifier starts from DC 
even though both RF amplifiers have a band pass characteristic. There is no path 
delay mismatch in the LP-TGA, thus there is no sideband noise induced by the LO 
phase noise. 
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Chapter 4 
The Transposed Gain Oscillators 
The transposed gain oscillator is not strictly a feedback or feedforward phase noise 
reduction technique. It is a combination of feedforward and feedback methods. Pan 
and Arnold patented ' High-Q multi-mode resonator controlled source' in 198 1, which 
used the transposed gain of a low frequency RF amplifier to sustain the oscillation of 
a bulk acoustic wave resonator [4.1]. At that time, the main object when the circuit 
was invented was to sustain the oscillation of the oscillator circuit. The feedforward 
path of the oscillator, which is shown by the dash-line, is called the transposed gain 
amplifier or TGA. More recently, various authors have considered transposed gain 
and measured phase noise performance [4.2-4.5]. 
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Figure 4.1 Transposed gain oscillator. 
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4.1 Oscillator Operation 
The transposed gain oscillator, also known as the double frequency conversion 
oscillator, is called transposed-gain because the o sc iI lation- sustaining loop gain is 
achieved by a transposition of low frequency IF amplifier gain to higher RF 
frequencies on both sides of the local oscillator signal. The frequency of the local 
oscillator is then applied at a frequency close to that required for the gain. By utilizing 
two mixers, the downconverted microwave signal can be amplified by a low 
frequency IF amplifier and then upconverted back to the resonator frequency using 
the same LO signal. This signal path can be considered as a feedforward path. A delay 
line in this path performs a delay compensation for the IF amplifier's delay. The 
upconverted signal is then fed back to the downconversion mixer via the resonator. 
This resonator (feedback path) determines the oscillation frequency, f, 
The output frequency, f, is stabilised by the operation in both feedforward and 
feedback paths. If the frequency fi from the local oscillator begins to rise, then the 
frequencyf2 at the output of the second mixer decreases proportionally to compensate 
for this rise in the LO frequency. A similar compensation is also gained when the LO 
frequency begins to decrease. Thus, the double frequency conversion oscillator 
achieves precise control of the output frequency, fi + f2, even though the circuit is 
driven by a non-stable or noisy local oscillator [4.1 ]. 
4.2 Phase Noise Reduction in Transposed Gain Oscillators 
In general, it can be assumed that there is no amplitude fluctuation, A(t) , on the 
carrier because of oscillator limiting mechanisms. Only phase fluctuation 0(t) gives 
rise to sidebands close to the frequency of oscillation and its harmonics in a frequency 
modulation mode. Therefore, the LO carrier with phase noise can generally be 
represented by an FM signal. 
The phase noise reduction mechanism of the transposed gain oscillator is similar 
to the principle of the "delay and multiply" FM signal demodulator. In case of the 
quadrature FM detector, the multiplication of the FM signal and its delayed version 
gives two output signals which are second harmonics with double modulation index 
and low frequency term. The low frequency term is linear in frequency deviation and 
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reproduces the modulating signal [4.6]. This low frequency term also gives phase 
noise information and DC signal in phase noise measurements. If two FM signals with 
identical modulating frequency and modulation index, but with carrier frequencies 
that are different and no time delay between them, are multiplied together, the 
multiplying product also gives a two terms signal. One term consists of an FM signal, 
whose modulation index is doubled and whose carrier frequency equals to the sum of 
two carrier frequencies. The other is a difference term, and this term gives an RF 
carrier for which all FM sideband components are removed. This suppression is 
performed at mixer 2 and it is depicted in Figure 4.2. 
Since there is no amplitude fluctuation, the noise-corrupted LO can be 
represented by a frequency modulation signal which can be written as [4.7-4.8]: - 
f, (t) = cos [ co, t+8s in(co,, t) ] (4.1) 
where V, is the carrier maximum voltage, o), is the carrier frequency which has peak 
frequency deviation equal to Aco, a),, is a modulating signal and 6 is a modulation 
index (Aa)l o),, ). The downconverted signaIJ2, retains the same modulation index and 
modulating signal but has a different carrier frequency. The downconverted signal can 
be expressed as: - 
f2 (t) -- V2 cos 
[w2t 
+)6 sin(co,,, t)] (4,2) 
where V2 is a signal maximum voltage, co2 is the lower sideband output frequency of 
mixer 1. 
If a perfect multiplier is assumed, the output voltage of mixer 2 in the time 
domain is given by: - 
Voul (t) :::::: fl WA (t) 
or in the frequency domain 
(4.3) 
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V (o» =1[F, Olit 2z (4.4) 
The convolution off, andf2 spectral density gives rise to the output signal of mixer 2. 
However, it is more convenient to analyse this operation in the time domain. In this 
case, the output voltage of mixer 2 in the time domain is defined by: - 
Fout (t) 
- 
V, V2 f cos[o), t +8 sin(o),,, t)]COSIO)2 t+P sin(o),, tflý . (4.5) 
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Figure 4.2 Sideband suppression in transposed-gain oscillator. 
From the identity cosAcosB = 0.5[cos(A+B) + cos(A-B)], equation (3.4) can be 
rewritten as: - 
V+ß sin(o)t»]  
(t) = 0.5 V, 
V2 ýc os [(o), +ßs in(o) t»+ 
(0)2t 
cos[(o), t + )6 sin(o),, t))- 
(0)2t + 
)6 sin(o) ... t))] 
ý. (4.6) 
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Equation (4.6) simplifies to: - 
v 
oll, 0.5 V, 
V2 ý cos[(o), + o)2)t + 2p sin(ct),,, t)] + cos(o), - o)2)tl. (4.7) 
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Figure 4.3 Power spectrum off, (a) andf2 signals (b). 
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Figure 43' (a) shows the power spectrurn of an example LO signal and (b) the power 
spectrum of f? or the IF signal. The two carriers are 400 and 20OMHz frequency 
modulation signals with a 10 MHz modulating frequency and a modulation index of 
0.5 (P = 0.5). 
The Fourier transform of equation (4.7) gives two signals. The first term, the 
sum frequency term, has a doubled modulation index. For the second term, the 
difference frequency, the frequency modulation is removed. The power spectrum of 
inixer 2 output signal is shown in Figure 4.4. 
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Figure 4.4 Output product of mixer 2. 
In the transposed gain oscillator, the higher frequency term is suppressed to a certain 
degree by the band-pass characteristic of the resonator. Thus, from equation (4.7) the 
transposed gain oscillator can give high LO phase noise suppression. This sideband 
noise suppression performance is not directly related to resonator's Q. 
4.3 Delay Effects 
The path delays are found to play an important role in determining LO noise 
suppression, including which of the two output frequencies achieves noise 
cancellation. To analyze this, the signal paths are considered linear and both paths 
assumed to have a linear phase response given by [4.9]: - 
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0 (ct)) =- Tco - 00 (4.8) 
where -Oo is the phase at (9 =0 and T is the constant group delay. 
The spectrum of the LO signal in equation (4.1) is the carrier frequency and an infinite 
number of sidebands, each separated from the carrier by integer multiples of the 
modulating frequency ct),,. The signal path response to fi(t) is the superposition of 
these sidebands shifted by the function in equation (4.8). Then, the delayedf, signal 
can be written as [4.9]: - 
f, (t) = cos [ a), (t - T, )-0, +6 sin co. (t - T, )] (4.9) 
where T, is the group delay of the LO path (power divider and delay equaliser) and 01 
is a phase intercept at co = 0. The low frequency path also imposes a delay on the J2 
signal and the delayedf2 signal is given by: - 
f2l (t) = COSIO)2 (t- T2)-02+ )6 sin co,, (t - T2)] (4.10) 
where T2is the group delay of the IF frequency path and 02 is a phase intercept. 
Letting Vj= V2 = 1, substitution of (4.9) and (4.10) into (4.3) yields a delayed version of 
the mixer2 output signal, which is expressed as: - 
fl2d W 
TT T-T 
0.51 COS [o), It - z-p (co, )] 
+C - z-P 
(o)2)] + 2,8[sin co,, It 'ý2 COS w,, 
( 'ý ') I t)2 It 2 
+f COS [C01 It - Z-p 
(0)] A- C02 It - "p 
(C02 A+ 2,8[cos o),, It 
TT2 
sin a),, (T, 
-T 
22 
(4.11) 
where r, (o)) is a phase delay defined by: - 
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rp(o» = (4.12) 
As can be seen, from (4.11), the lower sideband product no longer has totally 
suppressed sideband noise. The sideband reduction depends on the group delay time 
difference. 
4.3.1 Sideband Suppression Factor 
Assuming that the unwanted output product is attenuated by the resonator, the desired 
signal can be written as: - 
f, (t)=0.5COSI(O)LSB) + 2,6A-r(cosco,, t)] (4.13) 
where coLsB = col - co2 and A -cis a sideband suppression factor. We define this sideband 
suppression factor as-- 
Ar - sin o)M ý 
(T2 
2 
TI 
(4.14) 
If there is a delay mismatch between two signal paths, the LO phase noise will not be 
completely suppressed. 
4.3.2 Carrier to Sideband Ratio 
With unequal path delays, the carrier power to residual noise sideband power totally 
depends on the sideband suppression factor. To analyse the carrier to sideband power 
ratio, we approximate (4.13) as a narrow band modulation [4.10]: - 
f, (t) = 0.5 cos 0)LSB t+0.5 ßA -r COS(Ü)LSB + co )t - 0.5 ßA -r COS(OJLSB - 
(4.15) 
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Equation (4.15) contains the voltage spectrum of 3 signals. Thus, the power ratio of 
carrier to one sideband is a ratio of a squared value of the carrier component 
coefficient and the squared value sideband coefficient. If the carrier to sideband ratio 
due to delay mismatch is evaluated by a single tone FM signal, the carrier to single 
sideband power can be defined as: - 
(4.16a) 
Equation (4,16) can be expressed in term of a frequency deviation (Ao)) and a 
modulating frequency (o),, ) as: - 
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Figure 4.5 An example plot of carrier to single sideband ratio versus delay mismatch. 
As an example, if there is a2 ns delay mismatch between the two signal paths, 
calculation using equation (4.16) yields C/SB = 6335.82 or 38.02 dB. The effect of 
group delay mismatch on the sideband noise suppression is shown in Figure 4.5 (for 
f,,, = IOMHz, P=0.2). However, LO path delay also determines the phase response of 
the TGA (section 3.4) the LO sideband noise suppression follows equation (4.16) at 
zero-phase frequencies. 
c 
SB (PA -r) 
c-I 
SB Act) AC)2 (4.16b) O)m 
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4.3.3 Upper Sideband Output 
One of the features of the double frequency conversion oscillator is its ability to give a 
clean upper sideband output signal. This has been pointed out in section 4.1. This 
allows the oscillator to give a higher output frequency than its pumped LO. From the 
previous sections, the analysis doesn't show how the sideband noise of the upper 
sideband output can be suppressed. 
Considering (4.10), if we set up a specific condition as: - 
- 13 sin coMt=, 8 sin (om (t - TU ) 
then solving for Tuyields: - 
TU =- 
Tm 
where T,, = ]If,, andf, is the modulating frequency. 
Substitution of equation (4.2) with Tu added into equation (4.7) results in the 
expression: - 
, 
(t) = 0.51cos[o), t +)6 sin ct),, t] cos[co2t - )6 sin co,, t] f 
= 0.5f cos(co, + 6)2 
)t + COS 1(6)] - 6)2 )t + 2,8 sin (o,, t] 1. (4.18) 
As can be seen, the modulating signal is now suppressed at the upper sideband 
frequency. However, if the f2 path delay deviates from the optimum value, Tu, the 
modulating signal cannot be fully suppressed at the upper sideband output. In this 
case, equation (4.16) still gives the carrier to sideband noise ratio provided that the 
offset delay, TU, is included. Thus, we have to modify the sideband suppression factor 
as follows: - 
Az- = sin o)m [- 
(Tu +T2 )-T, 
(4.19) 
2 
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In practical cases, Tu is determined by the LO phase noise distribution in the I If 
region of the noise sidebands. Normally, the upconverted phase noise corner 
frequency can be approximated from the local oscillator noise characteristics, since 
i1fn low frequency noise in active devices appears in the phase noise spectrum as 
]If"" regions [4.7]. Thus, the optimum offset delay time is high compared to a 
typical RF amplifier's group delay, meaning that a delay equaliser may be needed. 
This equaliser must not change the LO phase noise distribution in order to reduce the 
sideband noise correctly. 
4.4 Oscillator Design and Simulations 
Normally, all sine-wave oscillators must, as a minimum, contain a) an active device 
with enough power gain at the operating frequency to supply not only output signal 
but also its own driving signal, b) a frequency-determining network and c) an 
amplitude -1 im iting and stabilisation mechanism [4.7], [4.10]. The block diagram in 
Figure 4.1 shows all these requirements even though an IF amplifier may give no 
power gain at the operating frequency and the amplitude limiting mechanism is 
determined by mixer 2. 
Since there are at least two non-harmonic related frequencies in the feedback 
loop, the detailed design strategy is different compared to conventional feedback or 
transmission oscillators. However, if a transposed-gain amplifier is considered as a 
conventional amplifier, the feedback amplifier block diagram shown in Figure 4.6 is 
also a good starting point. This feedback system consists of a gain block G and a 
frequency selective element with a linear transfer function HYCO). The transfer 
function for this linear system is: - 
v 
out 
Uo)) GH(jco) 
V (jo)) I-GH(jo)) 
i 
(4.20) 
60 
itz 
(ico) 
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Figure 4.6 A feedback amplifier block diagram. 
Tý 
out 00)) 
where Vi, is the input voltage and V,,, is the output voltage. The only way that the 
feedback system of Figure 4.6 can have non-zero output without any input excitation 
is for the denominator of equation (4.20) to be zero, that is: - 
/, 'ý r un (jco) (4.21) 
Equation (4.21) is a necessary condition for stable oscillations. This condition is 
sometimes referred to as the Barkhausen criterion [4.10]. 
In the transposed gain oscillator the gain block is a transposed gain amplifier, 
TGA, which consists of an RF amplifier and two mixers as shown in Figure 4.1. The 
characteristics of the TGA are nonlinear in its nature since it gives two output signals, 
one of these has a different frequency from Vi. However, the unwanted sideband is 
filtered out by a bandpass characteristic of Hyco). Thus, it is clear that the output 
spectrum is dominated by the fundamental component of input signal, Vi(ico). 
4.4.1 Design Example 
From the block diagram of the TGA, one can use frequency domain simulations to 
find the large signal S-parameters and a relationship between input voltage (or 
current) and output voltage (or current) at a certain drive signal level at the needed 
frequency. The large signal S-parameter of the circuit, when the device model is well 
characterised, gives also a good starting point. At the zero phase frequency Of S21, the 
transposed gain oscillator can be made. The TGA has a very low S12, thus the 
resonator as an external feedback network solely determines the oscillation frequency. 
To investigate the effects of the path delay mismatch and sideband suppression, the 
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behavioural model is employed. Figure 4.7 shows behavioural model of an amplifier 
and mixers TGA used for TGO sustaining amplifier. 
Input 
2 MHz Amplirier 250 MHz 
Output 
(a) 
(b) 
Figure 4.7 (a) IF amplifier and (b) mixer model. 
The amplifier model has a transfer characteristic as shown in figure 3.2. The TGA is 
band limited by both filters. This same amplifier model is utilized in the mixer model 
to simulate the limiting effect of the balanced mixer. The multiplying operation and 
the attenuator determine the conversion loss of the mixer. 
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Figure 4.8 Phase response of an example TGA. 
Figure 4.8 shows phase response of the TGA using mixer and amplifier model in 
Figure 4.7. The response has a zero phase at around 650 MHz, thus a simple parallel 
resonator in the feedback path should make the TGA oscillate. After the TGA zero 
phase frequency is properly determined, the designing procedure can start from 
equation (4.21). The TGO design problem facing us is how much loop-gain and 
additional phase shift are needed if the zero phase frequency is not the same as a 
desired frequency since resonant circuits give zero phase at a resonance frequency. 
Then, the rest of the design is a synthesis of resonator and output coupling network 
which all phase shift due to interconnection is included, HU(D, ). 
4.4.2 Simulations 
Even though traditional SPICE transient simulation is a time and memory consuming 
method, time domain simulation is the necessary tool for studying the transient 
behaviour of oscillator circuits. For transient circuit simulations, the needed additional 
phase shift is obtained by the time delay elements because the conventional phase 
shifter doesn't work at certain phase angles, i. e. 90', due to the noncausal problem. 
The required feedback network, HUo), ), which is implemented by a parallel resonator 
with loaded Q of 10 at 650 MHz and a 3-dB power divider is shown in Figure 4.9. 
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to TGA input 
from TGA output 
Power divider 
100 pF 0.6 nH 
output signal 
Figure 4.9 A 650 MHz parallel resonator and two ways power divider as an output- 
coupling network. 
An example of a transposed gain oscillator circuit is shown in Figure 4.10. The 
oscillator comprises a 250MHz single-side bandwidth transposed gain amplifier, a 
650 MHz resonator and 800 MHz local oscillator. A delay compensation network of 
2.3 ns is applied to the feedforward path to compensate for the group delay of the RF 
amplifier. 
r---------------- Power divider 
0.6 nH Vout 
100 pFF 
650MHz TGA 
Resonator 
-- -- --- ------------ 
800 MHz nr\.,, o Local oscillator 
Figure 4.10 Example circuit of 650 MHz transposed gain oscillator. 
In order to use transient simulation efficiently and get the correct simulation results, 
one must know the limitation of time domain simulations and know how to set up the 
simulation parameters properly [4.11-4.12]. The oscillation of the close-loop system 
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in Figure 4.10 is started by a pwl (piecewise linear) current source. Using Kaiser's 
window for the FFT operation, the simulation results of the example circuit using 
ADS transient simulation when the LO is modulated by a 10 MHz signal and ý=0.5, 
are shown in Figure 4.11 and Figure 4.12. There is an IF-LO delay mismatch in this 
TGO simulation. As can be seen, the output signal has considerable LO sideband 
suppression. 
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Figure 4.11 (a) Output power spectrum of TGO compare to (b) the LO power 
spectrum. 
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Figure 4.12 Output voltage of a design example 650 MHz TGO. 
The output voltage of the example TGO is shown in Figure 4.12. There is some 
amplitude variation due to the residual upper sideband signal. From Figure 4.11 (a) 
and (b), the LO sideband suppression performance of the TGA depends on the delay 
mismatch between IF and LO path as observed in the section 4.3. The resonator has a 
very small attenuation at the first pair of sideband frequencies. Figure 4.13 shows the 
insertion loss of the resonator. At the first sideband frequency, the sideband power is 
less than 0.4 dB changed due to the insertion loss of the resonator. Thus, the transfer 
function of the feedback path, Hyco, ), is not directly responsible for the reduction of 
the LO side band noise. 
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Figure 4.13 Insertion loss of the feedback path. 
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4.5 TGO Driven by LP-TGA 
The LP-TGA which was introduced in section 3.4 has no delay mismatch effect 
compared to the conventional TGA. The new configuration of TGA can be employed 
as a signal processing circuit which the main function is to suppress LO sideband 
noise. The LP-TGA has no distributed element therefore it is possible to design as an 
integrated circuit. Convolving of the LO and IF signals in the transposed gain 
oscillator is an ideal operation if the LP-TGA is employed. In the conventional TGA, 
it is not easy to obtain a perfect match at all times when the different devices are used. 
Aging behaviour of the IF amplifier and the delay line are different in nature. In the 
practical cases, a variable phase shifter is needed to work with the fixed line. Because 
of the linear phase response of the LP-TGA, as shown in Figure 3.29, a phase shifter 
or delay equaliser also needed. This phase shifter is in the feedback path, it is used for 
adjusting the phase of the output signal to make the TGO oscillate. Figure 4.14 shows 
the block diagram of the LP-TGA driven transposed gain oscillator under 
investigation. Both RF amplifiers in the block diagram have the same characteristic 
and are supposed to have the same aging. The output voltage of the mixer 2 is 
described by equation (4.7). Thus, there is no LO induced sideband in the output 
signal. However, if the amplifiers operate at different power levels the group delay is 
not the same value. 
Phasing network 
Vout 
Powerd 
Figure 4.14 LP-TGA driven transposed gain oscillator. 
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The oscillator is driven by an 800 MHz FM LO signal, the LO signal is modulated by 
a 10 MHz signal and P=0.5 as shown in Figure 4.11. Figure 4.15 shows the 
simulated output signal of the LP-TGA driven transposed gain oscillator in the 
frequency domain. The LO sideband is suppressed to the level of numerical noise 
from the FFT operation. Figure 4.16 shows the wideband output frequencies from the 
LP-TGA driven transposed gain oscillator. The LP-TGA driven TGO gives many 
spurious frequencies due to intermodulation products. 
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Figure 4.15 Output power spectrum of the LP-TGA driven transposed gain oscillator 
with the same LO as shown in Figure 4.11 (b). 
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Figure 4.16 Wideband output power spectrum of the LP-TGA driven transposed gain 
oscillator. 
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4.6 Voltage Controlled Transposed Gain Oscillator Experiment 
Figure 4.17 shows the set up block diagram for a 670 MHz voltage controlled 
transposed gain oscillator experiment. The local oscillator signal comes frorn an 
Agilent E4422B RF signal generator. The LO signal is frequency modulated by aI 
MHz tone with a modulation index of 0,25. 
WJ Communication 
SME1400-B mixer 
Puh-pull WJ Communication 
cascode amplifier SME1400-B mixer 
Wideband Wilkison power 
divider I 
I 
MO 
I 
Voltage controlled 
resonator 
RG-316 cable 
Wideband Wilkison 
power divider I 
Driver amplifier 
HP 83623B 
Signal generator 
800 MHz 
I 
TGA1244 
TTi Arbitrary signal genrator 
FM input 
I MHz 
Figure 4.17 670 MHz transposed gain oscillator experiment set up. 
4.6.1 Voltage Controlled Resonator 
v 
out 
The resonator in the transposed gain oscillator experiments is a voltage-controlled 
capacitive matching parallel resonant circuit. The tuning elements are two varactor 
diodes with the back-to-back connection for low distortion operation [4.13-4.14]. The 
ratio of loaded to unloaded Q. QLIQO, is set to the optimum value [4.15]. The unloaded 
Q of the resonator depends on the varactor diode loss. The equivalent circuit of the 
diode is shown in Figure 4.18 (a), where Ls is the anode and cathode terminal 
inductance, r, is a series resistance and CDff is the effective capacitance. The 
effective capacitance is defined by: - 
CDeff "::: (jXC 
I 
TO)O 
) 
(4.22) 
f 
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whereXCTis a total reactance of the two diodes and its parasitic inductive reactance. 
This reactance is given by: - 
XCT = 
Uct)o 
I 
CD 
+ jct)o 2Ls 
2 
(4.23) 
where CD is the diode capacitance and L, is lead inductance. The series effective 
capacitance is converted into the parallel equivalent form to calculate the input-output 
matching capacitors. 
The unloaded Q of the diodes can be express as: - 
QDO 
XCT 
2 rs 
(4.24) 
Figure 4.18 (c) shows the parallel equivalent circuit of the two diodes where the 
circuit parameters are-- 
RDP, =2 rs (I + QD02) (4.25) 
and 
QD 2 
CDpe '--:: CDeff 20 
(4.26) 
QD +1 0 
The input matching capacitors convert the series source resistance, RG, into parallel 
impedance, which has real part equal to 2RD,,,. 
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Ls 
cD 
(a) (b) 
CD ejj 
2r 
RD 
pe 
(c) 
CD 
pe 
Figure 4.18 (a) A varactor diode and parasitic elements, (b) the equivalent circuit of 
the back-to-back connection and (c) parallel equivalent of (b). 
The input matching capacitor is given by-- 
Cs' :::::: (R 
1 (4.27) 
GQsioO 
where RG is a source resistance and Qj is defined by 
_ýRD Qsi =-I. (4.28) RG 'p, 
N 
JI- 
RGc sl . 2RD pe c pi , 
Figure 4.19 Series to parallel impedance transformation of the input matching 
capacitor. 
The equivalent parallel capacitor, Cvi, is given by: - 
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2 
c 
Qsi 
(4.29) pi sl 2 
+1) (Qsi 
Finally, the inductor is calculated by: - 
(4.30) 
2 (CD +2C 0 pe pi 
0.37 p 
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Figure 4.20 A 670 MHz voltage controlled resonator (a) and measurement results 
when the DC bias voltage is 4.5 volt (b). 
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The input matching capacitors convert the series source resistance, RG, into parallel 
impedance, which has a real part of 2RDpe. Figure 4.19 shows series to parallel 
transformation of the input (and output) matching capacitor. The schematic of a 670 
MHz voltage controlled resonator is shown in Figure 4.20(a). Figure 4.20(b) shows 
the measurement results of the voltage controlled resonator. 
The varactor bias resistor generates thermal noise voltage, this noise voltage in one 
Hz bandwidth is calculated by: - 
Vn = -\14kTR (4.31) 
where k=1.38 x 10-23 J/K is Boltzmann's constant, T is temperature and R= Rbias. 
For a high sensitivity voltage controlled oscillator the maximum resistor value is 
given by [4.16]: - 
SO (f ) 
max U (4.32) 
where So (f ) is the noise sideband power in one Hz bandwidth at a frequency f, 
spaced from carrier, divided by carrier power and K, is a tuning sensitivity ( HzN ) of 
the voltage controlled oscillators. 
4.6.2 Experimental results 
The fabricated 670 MHz voltage controlled oscillator is shown in Figure 4.21. The 
resonator comprises a back-to-back connection of BB833 varactor diodes and 22nH 
CoilCraft air-core inductor. The loaded Q of the resonator is around 15. A Phase 
shifter is included in the feedback path to set a zero-phase at oscillation frequency. In 
the feedfoward path, the delay mismatch is set to 16 ns by a PTFE transmission line. 
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Figure 4.21670 MHz transposed gain oscillator. 
L Mkrl -1.00 MHz 
Center 671.6 MHz 
#Res BW 10 kHz 
Figure 4.22 Output power spectrum of voltage controlled TGO. 
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Figure 4.22 shows the output power spectrum of the voltage controlled transposed 
gain oscillator. A carrier to first sideband ratio of 37.4 dB was observed. Using 
equation (4,16), the calculated carrier to sideband ratio is 39-95 dB. The LO has 
carrier to first sideband ratio of 18.11 dB, this is corresponding to 6=0.25. For the 
residual upper sideband output, the carrier to the first side band ratio is around 12 dB, 
the modulation index equals to 0.5. As can be seen, the residual upper sideband signal 
has modulation index doubled as predicted by equation (4.7). Figure 4.23 shows the 
LO leakage and the upper sideband power spectrum. 
Center 800 MHz Span 10 MHz 
#Res BW 10 kHz #VBW 300 Hz Sweep 4.167 s (401 pts) 
(a) 
6 Mkrl 1.00 MHz 
I 
Wl S2 
S3 FC 
AR 
Center 928.4 MHz Span 10 MHz 
#Res BW 10 kHz #VBW 300 Hz Sweep 4.167 s (401 ots) 
(b) 
Figure 4.23 (a) Leakage local oscillator and (b) upper sideband output power 
spectrum. 
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4.7 Conclusions and Discussion 
In this chapter, the LO sideband noise suppression mechanism in a transposed gain 
oscillator has been quantitatively investigated. An expression for carrier to sideband 
ratio around the zero-phase frequency of the transposed gain amplifier has been 
derived. The noisy local oscillator carrier is modelled by an FM signal. In a practical 
situation, although the modulating frequency is an indeterministic signal, the LO 
noise suppression is still the same. The LO sideband noise reduction mechanism of 
the transposed gain oscillator is proven by simulations and by the experiment using 
the voltage controlled oscillator. 
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Figure 4.24 Phase locked-loop stabilised transposed gain oscillator. 
The transposed gain oscillator has a frequency stabilising capability. However, the 
output frequency does not have a coherent relation with the LO frequency. The 
precise output frequency is achieved by using a high Q resonator. The determination 
of output frequency can be done by a phase locked-loop technique. The transposed 
gain oscillators ceased oscillation when the resonator resonant frequency deviated far 
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from the zero-phase frequency of the transposed gain amplifier. During the starting 
process, the phase comparator may drive the voltage controlled oscillator to the 
extreme frequency and the oscillation stopped. Thus, the acquisition aide circuit is 
required to cope with the start-up problem. Figure 4.24 shows a block diagram of a 
phase locked loop stabilised transposed gain oscillator with a simple acquisition aide 
circuit. 
The LP-TGA driven transposed gain oscillator has been investigated in section 
4.5. From the simulation results, it was found that the oscillator can-give high degree 
of LO noise suppression without delay mismatch problem. The LP-TGA driven TGO 
needs a phase delay network in the feedback path to set the oscillation condition. The 
sideband noise reduction in the LP-TGA driven transposed gain oscillator is the same 
as for a conventional TGO. However, in theory, there is no delay mismatch problem. 
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Chapter 5 
Jitter Reduction Circuit 
The Anti-Jitter Circuit (AJQ is a direct carrier phase noise and jitter reduction 
technique. The AJC was patented by M. J. Underhill and has been described in EFTF 
papers [5.1-5.3] and in UFFC journal [5.25]. The functional block diagram of the AJC 
is shown in Figure 5.1. The circuit operates as follows; the sinusoidal input signal is 
first converted into a square wave in order to drive the input monostable circuit. Then 
the integrator converts the pulse train, with its DC component removed, into a 
sawtooth waveform. This sawtooth waveform has a constant ramp and its amplitude is 
modulated by the FM (PM) noise of the input signal. The comparator reference 
voltage is equal to the average value of the sawtooth waveform, the output pulse train 
of the comparator is re-timing by the monostable to eliminate the residual leading (or 
trailing) edge jitter. The removal of the DC component of the monostable output 
signal prevents the integrator from being driven into saturation because of its high DC 
gain. 
hqxit 
hTtt DCRetnwW 
OL141A 
Odp# 
10 NbrwtaNe 10 10 h"-JtOr 0 COYPM-Aor 0 Mxx)staMe 0 
Figure 5.1 Anti-jitter block diagram. 
Figure 5.2 shows the simulated waveforms in the typical AJC circuit. The sawtooth 
waveform in Figure 5.2 (a) is an output signal of the integrator, the waveform shows 
additionally amplitude variation. This variation is due to any FM (or PM) modulation 
of the input signal. One aspect of the integrator output voltage is that the average 
value of the output signal is crossed by the constant ramp at constant interval. 
Utilizing this character, time domain jitter reduction is made possible. The constant 
interval of the crossing is detected by the voltage comparator, thus the output signal 
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with jitter reduced can be reconstructed. The triggering point of the voltage 
comparator is when the voltage of the ramp is equal to its average value. 
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Figure 5.2 (a) Typical output waveform of the integrator and its average value and (b) 
input signal and output signal of the comparator. 
5.1 Jitter Reduction Technique 
The phase fluctuations of the carrier signal give rise to fluctuations of the zero 
crossing of the carrier signal and can be expressed as: - 
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v(t) = A(t) cos [2lTft + O(t)] = A(t) cos 2; Tfo t+ 2/T fo 
where f, is a carrier frequency and O(t) is the phase fluctuations. From equation (5.1), 
the timing jitter is 0(t)12ITfo. 
In the time domain, phase noise is the random perturbation of the oscillator period. 
Figure 5.3 shows a sinusoidal waveform with timing jitter. 
Figure 5.3 Timing jitter in a carrier signal. 
At the zero crossing, the timing jitter happens discretely. Therefore, the waveform in 
Figure 5.3 can be expressed in terms of random timing variations as [5.4]: - 
v(t) - A(t) cos 
ý27rf, [t 
- X(t)]ý (5.2) 
where A(t) is the amplitude and X(t) is the discrete-time random process due to the 
random phase fluctuations. 
Equation (5-2) can be re-written as: - 
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v(t) = A(t) cos(2; Tf, ) cos [21-rfX(t)] + A(t) sin(27cft) sin [2; TfX(t)]. (5.3) 
The timing error is much smaller than the oscillation period, T= Yf, Thus, X(t) can be 
approximated with a discrete-time impulse function, 
X(t) =: > X(nT) n cz integer. 
Equation (5.3) can be simplified as: - 
(5.4) 
A(t) cos(2,7ft) + A(t) sin(27cft) [21-TfX(t)]. (5.5) 
From equation (5.5), the carrier power and noise power are obviously separated. The 
second term, the phase noise term is a low frequency noise component modulated up 
to the carrier frequency. Phase noise to carrier power can be deduced from equation 
(5.5) as: - 
NoisePower 0.5(A27cfo 
)2 [SX(nT)(f)] 
2 
CarrierPower .=-0.5A2 = (27rfo) 
[SX(nT)(f)] (5.6) 
where the carrier signal is a deterministic signal with power of A212. 
Because X(nT) is a random process, its power spectral density, ST(, )W, is used to find 
the noise power. Thus, the noise power is 0.5(A .2 0)2 [SX(n7)(1)]. In order to estimate 
the phase noise of v(t), the estimation of the power spectral density (PSD) of the 
random process, X(O), is needed. From equation (5.1)-(5.6), it is obvious that if the 
PSD of X(O) is reduced then timing jitter (and phase noise) is also reduced. 
It is more convenient to view the timing variation or jitter when the carrier signal is 
converted into a square wave or a clock signal. Phase jitter is defined as the standard 
deviation, uAo , of the phase 
difference between the first cycle and ith cycle of the 
clock waveform. Timing jitter can be expressed in terms of phase jitter by CTAT -= 
(T12,7)o7AO = (1121-if, ) o7AO where the clock period, T, is 2zl27zf,. A perturbation in the 
phase during one period of oscillation changes the starting point of the next one. As 
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can be seen, AT(t) is a random function that cause the jitter phenomena. The square 
wave signal with the timing jitter modeled by uniform distribution is shown in Figure 
5.4. 
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HHHH HH 
ideal 
Ito 
Ideal phase 
Phase jitter 
Figure 5.4 Ideal period and timing jitter of a clock signal. 
The uniform distribution jitter can be defined as [5.5]: - 
I 
T. - Td al +X Ai jitter ze 
j=o 
(5.7) 
where A is a random variable distributed uniformly from (x to -a, a is equal to the 
peak-to-peak of the jitter of the clock signal, Tid,,, is the period of the j itterless clock. 
It is assumed that all jitter sources are independent and identical in statistics. There are 
algorithms applied to compensate for timing distortions due to jitter [5.6]. 
From these viewpoints, the signal jitter can be reduced if the PSD of X(nt) or the mean 
square value of AT(t) is reduced. The reduction can be done by averaging. The time 
domain averaging process is usually considered because of its simplicity. The time- 
domain average of the periods of equation (5.7) is [5.5]: - 
n-I 
I Tjitter(i) 
Taverage 
-- 
i=O 
n 
(5.8) 
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where n is a averaging number. 
The averaging of equation (5-8) gives the output signal as a clock signal with reduced 
Tiller. After n averaging, the output of the process can be expressed as: - i 
n-I I 
I Aij 
j=o Taverage = Tideal + i=o n 
(5.9) 
The second term in equation (5.9) is an error after average. By the central limit 
theorem [5.7], it is shown that the variance after averaging process in equation (5.9) is 
less than the original signal. This means that jitter has been reduced by an averaging 
process. It is possible to minimize the second term of equation (5.9), but it cannot be 
reduced to zero. From this concept, the novel jitter circuit has been developed. The 
implementation of the idea is based on the anti-jitter circuit operation. The digital 
realisation of this concept has been presented [5.5]. 
5.2 Novel Jitter Reduction Circuit 
The functional block diagram of the novel jitter reduction circuit is shown in Figure 
5.5. The circuit operates as follows; the sinusoidal input signal is first converted into a 
square wave in order to drive pulse splitter circuit. Then the integrators convert the 
positive and negative pulse train into sawtooth waveforms. These sawtooth waveforms 
have a constant ramp and its amplitude is modulated by the FM (PM) noise of the 
input signal. From the block diagram, the averaging operation in equation (5.9) is 
performed by both integrators. The integrators average the leading and trailing edge 
jitters of the pulse splitter's output signals. The comparators reference voltage is equal 
to the mean value of the sawtooth waveform. The output signal of the jitter reduction 
circuit is reconstructed by the phase comparison of the comparators output 
waveforms. 
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Figure 5.5 Block diagram of the novel jitter reduction circuit. 
5.3 Circuit Building Blocks 
According to the block diagram of Figure 5.5 and the waveforms in Figure 5.2, the 
circuit resembles one of the basic techniques for demodulating an FM signal [5.8], but 
the comparator is placed at the output of the integrator instead of the envelope 
demodulator. If the jitter reduction circuits have to be implemented by all analog 
circuitry, the balanced direct differentiation circuit in [5.8] can be used as the phase 
splitter block in figure 5.5. Normally, the complementary output phase splitter is 
performed by the monostable circuits. 
5.3.1 Integrator Circuits 
The integrators integrate the output signal of the phase splitter, which contains timing 
jitter, into a sawtooth waveform with a constant mean DC level. The integrator's ramp 
crosses over the reference level with a constant period. The crossing period can be 
detected by the high speed voltage comparator. Since the integrator is a basic building 
block of the most continuous-time filters, these basic building blocks also can be 
employed as integrators in Figure 5.5. Figure 5.6 shows the operational 
transconductance amplifier based continuous-time lossy integrator [5.9] that can 
perform the integrating function in the jitter reduction circuits. 
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Figure 5.6 Continuous-time lossy integrator. 
9ut 
The ideal transfer function of the lossy integrator shown in Figure 5.5 is given by: - 
v'- (s) g,, R1 Vi I+sRC 
where C= CL + Cp12. 
(5.10) 
This transfer function corresponds to the typical first-order low pass filter with DC 
gain equal to g,, R and pole frequency at co = IIRC. Figure 5.7 shows the transistor 
level lossy integrator circuit used in this research. The circuit employs the multi-tanh 
technique to linearise the output transconductance [5.10-5.12]. 
The DC response of the integrator is not a desired characteristic because of the 
drifting and offset problems. Compared to the band pass response, the ideal integrator 
gives higher output noise voltage due to its wider equivalent noise bandwidth [5.13]. 
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Figure 5.7 Multi-tanh linearised gm-C integrator. 
Because of these practical aspects an active resonant circuit can be used as an 
integrator. The stop band response of 6 dB per octave and a 90 degree constant phase 
shift in the stop band region of the resonant circuit can perform an integration 
function. Figure 5.8 shows the magnitude and phase response of aI MHz, Q=5, 
parallel resonant circuit. As can be seen, at a frequency 10 times higher than the 
resonance frequency, the phase function of the resonant circuit is close to an ideal 
integrator response. 
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Figure 5.8 (a) Magnitude and (b) phase response of aI MHz, 5, parallel 
resonator. 
5.3.2 Band Pass Network as an Integrator 
The stop band characteristic of a band pass network can be employed to produce an 
integrating function. The conventional bilinear transfer function networks or the 
active inductor-capacitor circuits give a response of 6 dB per octave and a 90 degree 
constant phase shift in the stop band region. An active inductor is an inductive 
transistor circuit. Using proper topologies, active inductor can be designed to have 
stable, high-Q performance with large tunablity and bandwidth [5.14-5.15]. 
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Figure 5.9 shows a transimpedance integrator, which is a combination of capacitor 
and lossy active inductor [5.16]. The biasing circuit is not shown. The small signal 
equivalent circuit of the active inductor is shown in Figure 5.10. The output voltage of 
the inductor is determined by its driving point impedance and input current ii, If the 
gate-source capacitor is lumped into C, where the gate-drain capacitor, cgd, drain- 
source capacitor, cds, and output resistance of M, are neglected, the driving point 
impedance in the complex frequency domain of the inductor is given by: - 
Vout sC, R, +I 
I. in 
(S)"":::: Zind(S):: 
SCI+g,, 
where g,, is a transconductance of Mi. 
I Zint I 
ý Zind I 
----------------------------- ---- ------- 
R C2 
R ii41 
ýC 
Lossy inductor 
-------------------------------- 
Figure 5.9 Active inductor-capacitor integrator. 
+ 
out 
(5.11) 
The small signal equivalent circuit when an integrating capacitor is added is shown in 
Figure 5.11. The driving point impedance in the complex frequency domain 
becomes: - 
Vout 
-ý- (S) Zint 
(S) 
lin 
(sCIRI +I) Ro 
s2C, C2RIRO +S(C2Ro +CIRO +RICI)+I+Rog,, 
(5.12) 
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where R,, is a load resistance. 
The frequency response of equation (5-12) shows two deflection points, the first one 
is a zero frequency which is defined by: - 
Co -1 R1c1* (5.13) 
The second deflection point occurs at pole frequency of equation (5.12), which can be 
solved directly from the denominator. 
i- in 
Figure 5.10 Lossy active inductor. 
v 
out 
v GS 
The combination of the lossy inductor and capacitorC2 forms a resonant circuit. The 
resonance frequency can be observed from the phase cross over of Zi,, Uct)). At this 
frequency, the susceptance of Yj, kco) is equal to the susceptance of capacitorC2 or: - 
0C2 - IM(y ind) (5.14) 
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Figure 5.11 Integrator small signal model. 
The admittance of Yi, ko)) is given by: - 
I gm + Ct) 
2C 
12R, j (coC, R, gm - ojCj Yind UCO) -": Zind(jO)) - I+CO2 R 2C2 I+co 2 R2 c2 I ýl II 
(5.15) 
Substitution of the imaginary part of Yj, ka)) into (5.14) and solving for co, yeilds-- 
ýIgm - 
FýR, C, g, - Cl - C2) WO = 90 
1: 1 
22 C2 Ri C, 
(5.16) 
In order to achieve a correct integration, the operating frequency must be at least 10 
times higher than co, As an example, if the following components R, = 3.9kQ, C, = 
47 nF, C2 = 220pF and gm = 10 mS are chosen, the resonance frequency is 78.228 
KHz. The log-magnitude and phase plot of the integrator using these components is 
shown in Figure- 5.12. As can be seen from plotting, at frequencies above I MHz the 
phase response is close to 90', which is the ideal case of the integrator. 
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Figure 5.12 Frequency response of an example integrator. 
The integrating capacitorC2 is charged by the output signal from the pulse splitter in 
each cycle. During the impulse period, C2 is discharged by the drain current of AYI at 
a constant rate. 
5.4 Jitter Reduction Performance 
The block diagram of a jitter reduction circuit in Figure 5.5 is evaluated using time- 
domain simulation for sideband noise reduction. The input signal is 2 MHz FM with a 
variable modulating frequency and a modulation index of 0.5. The sinusoidal carrier 
is converted into a square wave signal by the voltage comparator which shown in 
Figure 5.13. The comparator uses a PNP regenerative pair to enhance operating speed. 
Using HARRISO UHF- I process as the transistors model [5.241, the comparator 
circuit works well up to the low-band VHF (70MHz). 
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Figure 5.13 Comparator circuit model. 
A behavioural model is employed as switching circuits and Agilent ADSe transient 
simulator has been used to investigate the performance of the jitter reduction circuit. 
The phase comparator must operate at the correct transition of the integrators output 
ramp signal. The suppression achieved on the noise sidebands is measured in the 
frequency domain by comparing the input and output spectra as observed by fast 
Fourier transformation of the time domain signals. 
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(2) 0 
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Integrator 0 
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-2 
Figure 5.14 Comparator 2 input-output signal. 
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Figure 5.14 shows the simulated input and output voltage of the comparator 2 in 
Figure 5.5. Figure 5.15 shows the input-signal of the phase comparator, As can be 
seen, the upper trace shows constant pulse width after the process. 
Phase Comparator 
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Comparator2 Q 
Comparatorl Q 
Time (usec) 
Figure 5.15 Phase comparator input-output signal. 
The simulation shows that the jitter reduction circuit has suppression almost the same 
as the integrator response. By inspection, above 100 KHz of the offset frequency, the 
sideband suppression is around 6 dB per octave of the offset frequency. This response 
does not depend on the type of integrator circuits. All integrator circuits give the same 
sideband suppression. 
5.5 Jitter Reduction Circuit Experiments 
The block diagram in Figure 5.5 is implemented using integrated and discrete 
components. Firstly, the voltage comparator, AD8561, converts the sinusoidal input 
signal into square wave signal. The phase splitter is performed by the high speed 
CMOS, 74HCT123, monostable circuit as shown in Figure 5.16. If the sine wave 
operation is not required, the splitter circuit can operate directly from the square wave 
input signal. 
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Figure 5.16 Sine to square and phase splitter circuit. 
A simple bilinear transfer function band pass circuit is used for the integrators. Figure 
5.17 shows an integrator circuit. The transfer function of the band pass network is 
given by [5.17]: - 
Vout (S) = 
sC, R2 
Vin (SC2 R2 + 1) (sC, R, + 1) 
c 
v 
in 
Figure 5.17 Band pass network as an integrator. 
(5.17) 
v 
out 
From equation (5.17), the network has one zero at DC and two poles, The operating 
frequency of the integrator is ten times higher than the highest pole frequency of the 
transfer function. If the following components R, = 50 Q, R2 =I OkQ, C, = 220nF and 
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C2 == 220pF are chosen and the phase reversal of the inverting amplifier is neglected, 
the frequency response of the integrator is depicted by plotting in Figure 5.18. 
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Figure 5.18 Frequency response of the integrator. 
The jitter reduction circuit employs LM7171BIN, a 200 MHz gain-bandwidth product 
op-amp, as integrators. A 22 ohm resistor is put in series with the integrating capacitor 
in order to equalise phase shift due to the nondominant poles of the op-amp. 
Phase comparator 3 [5.18], is a positive edge-triggered sequential phase comparator, 
using the 74HC4046A high speed CMOS PLL (phase-locked loop) integrated circuit. 
The schematic of the integrator-comparator part is shown in Figure 5.19. A prototype 
jitter reduction circuit as detailed in Figure 5.16 and 5.19 was fabricated on the 
OxtekTm high frequency prototype board [5.19]. Figure 5.20 shows a fabricated jitter 
reduction circuit. 
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Figure 5.19 Integrators-phase comparator schematic. 
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Figure 5.20 Experimental jitter reduction circuit, 
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5.6 Experimental Results 
Using a voltage controlled oscillator from the 74HC4046A PLL integrated circuit as 
an FM signal generator, the experiment set up is shown in Fig 5.2 1. The timing jitter 
reduction of the circuit is observed by comparing the sideband of the input and output 
power spectrum. Both deterministic and random signals are used as modulating 
signals. The 2 MHz carrier is modulated by a 50-400 KHz sinusoidal signal and a 280 
mV,,,,, white Gaussian noise signal which is band limited by a 10 MHz 7"' order 
Bessel filter [5.20]. Figure 5.22 shows the input signal whenfm = 300 KHz and the 
output signal of the jitter reduction circuit. Comparing the first sideband power, a 
suppression of 11.68 dB was measured. 
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Modulating Step Spectrum 
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Figure 5.21 Jitter reduction circuit experiment set up. 
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Figure 5.22 (a) Input power spectrum of the experimental jitter reduction circuit 
compare to the output power spectrum (b). 
The measurement result of the spectrum of the input-output signal when the carrier is 
modulated by white Gaussian noise is shown in Figure 5.23. Due to the lower 
sideband noise of the second harmonic of the output signal, the output signal shows a 
somewhat asymmetric power spectrum. This small asymmetrical sideband is not 
relevant to the jitter suppression performance. The second harmonic is greatly reduced 
if the 50 percent duty cycle is maintained. Figure 5.24 shows the simulated sideband 
suppression and the measured sideband suppression of the jitter reduction circuit. As 
can be seen, the jitter reduction circuit has the response of first a order low pass filter 
to the sideband noise power. The experimental results in the time domain are shown 
IA 
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in Figure 5.25. Figure 5.25 (a) is aQ signal of the phase sPlitter circuit and Figure 
5.25 (b) is a phase comparator output voltage. Timing jitter in the input signal is 
reduced from 54 nsp-p to 22 nsp-p as shown in Figure 5.25 (b). 
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Figure 5.23 Measured input and output signal spectrum of the noise modulated 
carrier. 
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Figure 5.24 Comparison of the simulated phase noise suppression and the measured 
phase noise suppression. 
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Figure 5.25 (a) Timing jitter of the input signal (b) timing jitter of the output signal of 
jitter reduction circuit. 
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5.7 Conclusions and Discussion 
In this chapter, a novel jitter reduction circuit has been introduced. This sideband 
noise reduction technique employs time domain averaging to reduce the timing 
variation of the clock signal. The discrete time at the zero crossing instant is averaged 
by analog integrators. The technique employs the averaging on both leading and 
trailing edges. Therefore this jitter reduction technique can cope with both timing 
jitter and period jitter. Thus, this technique is suitable for both high speed data 
communication and microprocessor systems. The circuit structure and its simplicity 
allow the cascade operation for higher suppression. However, the noise floor is a 
principal limiting factor. 
Practical integrators for the jitter reduction circuit are shown and the constraint of 
using ideal or high DC gain integrator is pointed out. An active inductor-capacitor 
resonator shows good performance as an integrator for practical jitter reduction 
circuits. The jitter reduction circuit's performance does not depend on the integrator 
circuit topology as long as the ideal response, 6 dB per octave and constant 90' phase 
shift, is maintained. 
Although the prototype circuit is designed to operate at low frequency, it does not 
mean that the jitter reduction circuit cannot operate at high frequencies. The 
implementation problems of high speed circuit in a discrete fashion are parasitic 
element and switching noise. The parasitic inductors due to the devices lead and 
bonding wire building up considerable voltage when the high speed signal current is 
flown. This phenomenon can cause the comparators operation to fail, thus the jitter 
reduction circuit fails to operate. 
During this research, the jitter reduction circuit's building blocks were studied, 
designed and simulated at the transistor level based on the present circuit and the 
available technologies [5.21-5.23]. Most of the studied circuits show promising 
capabilities. Based on this knowledge, high frequency operation of the 
jitter reduction 
circuit is possible in the integrated circuit form. 
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Chapter 6 
Conclusions 
Phase noise and the timing jitter are fundamental properties of the signal sources. The 
sideband and phase noise of the carrier signal generator is of critical concern in 
communication and timing systems. Rapidly increasing data transmission rates and 
tighter timing margins are creating a need for lower jitter clock signal. In some cases, 
the sideband noise levels of the carrier or clock recovery circuits are above system 
demands and phase noise reduction techniques must be applied. The current 
techniques for phase noise reduction are mentioned in section 2.4. The key 
comparison criteria are system complexity, noise reduction bandwidth, operating 
frequency range, applicability and system stability. Unfortunately, none of the 
techniques possess all of these abilities. 
Two phase noise and jitter reduction techniques have been adopted in this research, 
they are transposed gain oscillators and the time domain sideband noise reduction 
techniques. Both of the sideband noise reduction techniques have distinctive 
characters. In theory, the transposed gain oscillator can achieve the sideband noise 
suppression ratio down to the oscillator's noise floor. A noisy oscillator can be used 
as a local oscillator or a primary oscillator of the transposed gain oscillator. The 
limitation of the local oscillator's sideband suppression in principle is the group delay 
mismatch between the LO-IF signal paths. The group delay mismatch effect and LO's 
sideband noise suppression capability have been analysed and investigated by 
experiments [6.1-6.2]. Since the transposed gain techniques mostly use the double 
balance mixer, the noise modulation sensitivity of the transposed gain oscillator 
depends on the IF amplifiers. Moreover, the IF signal imbalance gives rise to the LO 
signal leakage. This poses a big problem in the low Q oscillator since the leakage LO 
is closer to the needed output sideband than the unwanted sideband. In chapter 4, it 
has been shown that balance amplification can solve this problem. The LP-TGA or 
the low pass response transposed gain amplifier is also introduced. The LP-TGA 
employs two RF amplifiers in the IF and LO signal paths, which 
have the same RF 
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character, thus it is supposed to give no delay mismatch difficulty. In theory, the LP- 
TGA driven transposed gain oscillator can give LO sideband noise suppression down 
to the circuit noise floor without the delay problem. 
The novel jitter reduction techniques introduced in this thesis are based on time 
domain jitter averaging principle. Depending on the jitter problem, the equivalent 
noise voltage and phase noise model are often used. The equivalent noise model 
considers the j ittering clock as a perfect clock with noise voltage added to it and the 
phase noise model considers the jittering clock as a clock signal whose phase is 
modulated by noise. However, these two models provide the same amount of timing 
jitter [6.3]. The novel jitter reduction circuit is developed to reduce the equivalent 
noise voltage, and thus phase noise of the clock signal. The variation of the zero 
crossing of the clock signal due to phase jitter is averaged by analog integrators. The 
novel jitter reduction circuit's performance does not depend on the integrator circuit 
topology as long as the ideal response, 6 dB per octave and constant 90' phase shift, is 
maintained. The sideband noise is suppressed at a rate of 6dB per octave of the offset 
frequency [6.4-6.5]. The novel jitter reduction circuit is simple which can be applied 
to a signal path as a drop-in building block and the structure of the circuit is 
cascadable for higher sideband noise suppression. 
6.1 Suggestions for Future Work 
Having researched the circuits for the phase noise and timing jitter reduction, there are 
promising techniques which need further investigation. The following are suggestions 
for possible phase noise reduction schemes. 
6.1.1 Sideband Noise Reduction by Harmonics Mixing 
From the analysis of sideband noise reduction mechanism of the transposed gain 
oscillator in Chapter 4, it was found that the convolution process of the LO and IF 
signals which have the same modulation index make sideband noise suppression 
possible. However, the output signal has a frequency different from the LO 
frequency. 
If we can generate, or more precisely, estimate the second harmonic which has the 
same noise distribution or modulation index of the input signal and multiply it with 
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the input signal we will get two mixing products one of which is the sarne as input 
frequency but the sideband noise is removed. This scheme is depicted in Figure 6.1. 
Estimator 
j 
Figure 6.1 Harmonic mixing sideband noise suppression. 
The big challenge is the harmonic generator or estimator because we cannot use the 
conventional frequency multiplier to perform this function. The modulation index or 
sideband noise distribution is also multiplied if the conventional frequency multiplier 
is utilized. However, it is possible to generate the second hannonic signal with the 
modulation index of the input signal is retained. For example, the modulation index or 
sideband noise distribution of the jitter reduction circuit output signal is not multiplied 
by the harmonic number. 
6.1.2 Modified Transposed Gain Oscillator 
Normally, the output frequency of the transposed gain oscillator is different from the 
LO frequency by the IF frequency. If the resonant frequency of the RF parts is 
stabilized at a third harmonic of the LO frequency, then the IF frequency is a second 
harmonic of the LO signal and has the same sideband characteristic. Thus, the 
transposed gain oscillator can also be used as an estimator for 2f"(Af) that shown in 
Figure 6.1. Figure 6.2 shows the proposed modified transposed gain oscillator. 
104 
Resonator 
;: EI 
f 
0 
r, ýj 
- --------------------------------------------------------------------------------------------- ---- 
RF amplifier 2 Mixer I Mixer 2 2f 
0 
RF amplifler 1 
LP-TGA 
--------------------------------------------- 
> 
------------ --------------------------- 
fo 
Local oscillator 
00, 
Delay 
Mixer 3 
Figure 6.2 Sideband noise suppression using modified transposed gain oscillator. 
6.1.3 Harmonic Injection Locking Oscillator 
The injection locking oscillator can be used as a sideband noise reduction circuit. This 
phenomenon was found during the research on the jitter reduction circuit. If the 
injection locking oscillator is injected by the second harmonic of its free running 
frequency, the second harmonic of the output frequency is the same as injected 
frequency but the sideband noise is reduced. Figure 6.3 shows the block diagram of 
the sideband noise reduction using injection locking oscillator. The time domain 
simulation result of the circuit is shown in Figure 6.4. The free running frequency of 
the oscillator is I MHz and the injected signal is a2 MHz FM signal with a 
modulation index of 0.5 and the modulating signal is equal to 200 KHz. It can be seen 
that the first sideband is suppressed by 17.12 dB. Comparing to the sideband 
suppression of the novel jitter reduction circuit at 200KHz offset frequency in Figure 
5.24, the harmonic injection locking oscillator give more than 10 dB higher 
suppression ratio. 
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Figure 6.3 Sideband noise suppression using injection locking oscillator. 
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Figure 6.4 Simulated sideband noise suppression of the injection locking oscillator. 
Having described the potential future work, it is possible to use these techniques as a 
practical sideband noise suppression circuit. However, considerable further study and 
extensive experiments are required before the technique is employed as a usable 
circuit and operated with confidence. 
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